driver-icarus.c 44 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456
  1. /*
  2. * Copyright 2012-2015 Luke Dashjr
  3. * Copyright 2012 Xiangfu
  4. * Copyright 2014 Nate Woolls
  5. * Copyright 2012 Andrew Smith
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the Free
  9. * Software Foundation; either version 3 of the License, or (at your option)
  10. * any later version. See COPYING for more details.
  11. */
  12. /*
  13. * Those code should be works fine with V2 and V3 bitstream of Icarus.
  14. * Operation:
  15. * No detection implement.
  16. * Input: 64B = 32B midstate + 20B fill bytes + last 12 bytes of block head.
  17. * Return: send back 32bits immediately when Icarus found a valid nonce.
  18. * no query protocol implemented here, if no data send back in ~11.3
  19. * seconds (full cover time on 32bit nonce range by 380MH/s speed)
  20. * just send another work.
  21. * Notice:
  22. * 1. Icarus will start calculate when you push a work to them, even they
  23. * are busy.
  24. * 2. The 2 FPGAs on Icarus will distribute the job, one will calculate the
  25. * 0 ~ 7FFFFFFF, another one will cover the 80000000 ~ FFFFFFFF.
  26. * 3. It's possible for 2 FPGAs both find valid nonce in the meantime, the 2
  27. * valid nonce will all be send back.
  28. * 4. Icarus will stop work when: a valid nonce has been found or 32 bits
  29. * nonce range is completely calculated.
  30. */
  31. #include "config.h"
  32. #include "miner.h"
  33. #include <limits.h>
  34. #include <pthread.h>
  35. #include <stdbool.h>
  36. #include <stdint.h>
  37. #include <stdio.h>
  38. #include <sys/time.h>
  39. #include <sys/types.h>
  40. #include <dirent.h>
  41. #include <unistd.h>
  42. #ifndef WIN32
  43. #include <termios.h>
  44. #include <sys/stat.h>
  45. #include <fcntl.h>
  46. #ifndef O_CLOEXEC
  47. #define O_CLOEXEC 0
  48. #endif
  49. #else
  50. #include <windows.h>
  51. #include <io.h>
  52. #endif
  53. #ifdef HAVE_SYS_EPOLL_H
  54. #include <sys/epoll.h>
  55. #define HAVE_EPOLL
  56. #endif
  57. #include "compat.h"
  58. #include "dynclock.h"
  59. #include "driver-icarus.h"
  60. #include "lowl-vcom.h"
  61. // The serial I/O speed - Linux uses a define 'B115200' in bits/termios.h
  62. #define ICARUS_IO_SPEED 115200
  63. // The number of bytes in a nonce (always 4)
  64. // This is NOT the read-size for the Icarus driver
  65. // That is defined in ICARUS_INFO->read_size
  66. #define ICARUS_NONCE_SIZE 4
  67. #define ASSERT1(condition) __maybe_unused static char sizeof_uint32_t_must_be_4[(condition)?1:-1]
  68. ASSERT1(sizeof(uint32_t) == 4);
  69. #define ICARUS_READ_TIME(baud, read_size) ((double)read_size * (double)8.0 / (double)(baud))
  70. // Defined in deciseconds
  71. // There's no need to have this bigger, since the overhead/latency of extra work
  72. // is pretty small once you get beyond a 10s nonce range time and 10s also
  73. // means that nothing slower than 429MH/s can go idle so most icarus devices
  74. // will always mine without idling
  75. #define ICARUS_READ_COUNT_LIMIT_MAX 100
  76. // In timing mode: Default starting value until an estimate can be obtained
  77. #define ICARUS_READ_COUNT_TIMING_MS 75
  78. // For a standard Icarus REV3
  79. #define ICARUS_REV3_HASH_TIME 0.00000000264083
  80. // Icarus Rev3 doesn't send a completion message when it finishes
  81. // the full nonce range, so to avoid being idle we must abort the
  82. // work (by starting a new work) shortly before it finishes
  83. //
  84. // Thus we need to estimate 2 things:
  85. // 1) How many hashes were done if the work was aborted
  86. // 2) How high can the timeout be before the Icarus is idle,
  87. // to minimise the number of work started
  88. // We set 2) to 'the calculated estimate' - 1
  89. // to ensure the estimate ends before idle
  90. //
  91. // The simple calculation used is:
  92. // Tn = Total time in seconds to calculate n hashes
  93. // Hs = seconds per hash
  94. // Xn = number of hashes
  95. // W = code overhead per work
  96. //
  97. // Rough but reasonable estimate:
  98. // Tn = Hs * Xn + W (of the form y = mx + b)
  99. //
  100. // Thus:
  101. // Line of best fit (using least squares)
  102. //
  103. // Hs = (n*Sum(XiTi)-Sum(Xi)*Sum(Ti))/(n*Sum(Xi^2)-Sum(Xi)^2)
  104. // W = Sum(Ti)/n - (Hs*Sum(Xi))/n
  105. //
  106. // N.B. W is less when aborting work since we aren't waiting for the reply
  107. // to be transferred back (ICARUS_READ_TIME)
  108. // Calculating the hashes aborted at n seconds is thus just n/Hs
  109. // (though this is still a slight overestimate due to code delays)
  110. //
  111. // Both below must be exceeded to complete a set of data
  112. // Minimum how long after the first, the last data point must be
  113. #define HISTORY_SEC 60
  114. // Minimum how many points a single ICARUS_HISTORY should have
  115. #define MIN_DATA_COUNT 5
  116. // The value above used is doubled each history until it exceeds:
  117. #define MAX_MIN_DATA_COUNT 100
  118. static struct timeval history_sec = { HISTORY_SEC, 0 };
  119. static const char *MODE_DEFAULT_STR = "default";
  120. static const char *MODE_SHORT_STR = "short";
  121. static const char *MODE_SHORT_STREQ = "short=";
  122. static const char *MODE_LONG_STR = "long";
  123. static const char *MODE_LONG_STREQ = "long=";
  124. static const char *MODE_VALUE_STR = "value";
  125. static const char *MODE_UNKNOWN_STR = "unknown";
  126. #define END_CONDITION 0x0000ffff
  127. #define DEFAULT_DETECT_THRESHOLD 1
  128. BFG_REGISTER_DRIVER(icarus_drv)
  129. extern const struct bfg_set_device_definition icarus_set_device_funcs[];
  130. extern const struct bfg_set_device_definition icarus_set_device_funcs_live[];
  131. extern void convert_icarus_to_cairnsmore(struct cgpu_info *);
  132. static inline
  133. uint32_t icarus_nonce32toh(const struct ICARUS_INFO * const info, const uint32_t nonce)
  134. {
  135. return info->nonce_littleendian ? le32toh(nonce) : be32toh(nonce);
  136. }
  137. #define icarus_open2(devpath, baud, purge) serial_open(devpath, baud, ICARUS_READ_FAULT_DECISECONDS, purge)
  138. #define icarus_open(devpath, baud) icarus_open2(devpath, baud, false)
  139. static
  140. void icarus_log_protocol(const char * const repr, const void *buf, size_t bufLen, const char *prefix)
  141. {
  142. char hex[(bufLen * 2) + 1];
  143. bin2hex(hex, buf, bufLen);
  144. applog(LOG_DEBUG, "%s: DEVPROTO: %s %s", repr, prefix, hex);
  145. }
  146. int icarus_read(const char * const repr, uint8_t *buf, const int fd, struct timeval * const tvp_finish, struct thr_info * const thr, const struct timeval * const tvp_timeout, struct timeval * const tvp_now, int read_size)
  147. {
  148. int rv;
  149. long remaining_ms;
  150. ssize_t ret;
  151. struct timeval tv_start = *tvp_now;
  152. bool first = true;
  153. // If there is no thr, then there's no work restart to watch..
  154. #ifdef HAVE_EPOLL
  155. bool watching_work_restart = !thr;
  156. int epollfd;
  157. struct epoll_event evr[2];
  158. epollfd = epoll_create(2);
  159. if (epollfd != -1) {
  160. struct epoll_event ev = {
  161. .events = EPOLLIN,
  162. .data.fd = fd,
  163. };
  164. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, fd, &ev)) {
  165. applog(LOG_DEBUG, "%s: Error adding %s fd to epoll", "device", repr);
  166. close(epollfd);
  167. epollfd = -1;
  168. }
  169. else
  170. if (thr && thr->work_restart_notifier[1] != -1)
  171. {
  172. ev.data.fd = thr->work_restart_notifier[0];
  173. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, thr->work_restart_notifier[0], &ev))
  174. applog(LOG_DEBUG, "%s: Error adding %s fd to epoll", "work restart", repr);
  175. else
  176. watching_work_restart = true;
  177. }
  178. }
  179. else
  180. applog(LOG_DEBUG, "%s: Error creating epoll", repr);
  181. if (epollfd == -1 && (remaining_ms = timer_remaining_us(tvp_timeout, tvp_now)) < 100000)
  182. applog(LOG_WARNING, "%s: Failed to use epoll, and very short read timeout (%ldms)", repr, remaining_ms);
  183. #endif
  184. while (true) {
  185. remaining_ms = timer_remaining_us(tvp_timeout, tvp_now) / 1000;
  186. #ifdef HAVE_EPOLL
  187. if (epollfd != -1)
  188. {
  189. if ((!watching_work_restart) && remaining_ms > 100)
  190. remaining_ms = 100;
  191. ret = epoll_wait(epollfd, evr, 2, remaining_ms);
  192. timer_set_now(tvp_now);
  193. switch (ret)
  194. {
  195. case -1:
  196. if (unlikely(errno != EINTR))
  197. return_via(out, rv = ICA_GETS_ERROR);
  198. ret = 0;
  199. break;
  200. case 0: // timeout
  201. // handled after switch
  202. break;
  203. case 1:
  204. if (evr[0].data.fd != fd) // must be work restart notifier
  205. {
  206. notifier_read(thr->work_restart_notifier);
  207. ret = 0;
  208. break;
  209. }
  210. // fallthru to...
  211. case 2: // device has data
  212. ret = read(fd, buf, read_size);
  213. break;
  214. default:
  215. return_via(out, rv = ICA_GETS_ERROR);
  216. }
  217. }
  218. else
  219. #endif
  220. {
  221. if (remaining_ms > 100)
  222. remaining_ms = 100;
  223. else
  224. if (remaining_ms < 1)
  225. remaining_ms = 1;
  226. vcom_set_timeout_ms(fd, remaining_ms);
  227. // Read first byte alone to get earliest tv_finish
  228. ret = read(fd, buf, first ? 1 : read_size);
  229. timer_set_now(tvp_now);
  230. }
  231. if (first)
  232. *tvp_finish = *tvp_now;
  233. if (ret)
  234. {
  235. if (unlikely(ret < 0))
  236. return_via(out, rv = ICA_GETS_ERROR);
  237. first = false;
  238. if (opt_dev_protocol && opt_debug)
  239. icarus_log_protocol(repr, buf, ret, "RECV");
  240. if (ret >= read_size)
  241. return_via(out, rv = ICA_GETS_OK);
  242. read_size -= ret;
  243. buf += ret;
  244. // Always continue reading while data is coming in, ignoring the timeout
  245. continue;
  246. }
  247. if (thr && thr->work_restart)
  248. return_via_applog(out, rv = ICA_GETS_RESTART, LOG_DEBUG, "%s: Interrupted by work restart", repr);
  249. if (timer_passed(tvp_timeout, tvp_now))
  250. return_via_applog(out, rv = ICA_GETS_TIMEOUT, LOG_DEBUG, "%s: No data in %.3f seconds", repr, timer_elapsed_us(&tv_start, tvp_now) / 1e6);
  251. }
  252. out:
  253. #ifdef HAVE_EPOLL
  254. if (epollfd != -1)
  255. close(epollfd);
  256. #endif
  257. return rv;
  258. }
  259. int icarus_write(const char * const repr, int fd, const void *buf, size_t bufLen)
  260. {
  261. size_t ret;
  262. if (opt_dev_protocol && opt_debug)
  263. icarus_log_protocol(repr, buf, bufLen, "SEND");
  264. if (unlikely(fd == -1))
  265. return 1;
  266. ret = write(fd, buf, bufLen);
  267. if (unlikely(ret != bufLen))
  268. return 1;
  269. return 0;
  270. }
  271. #define icarus_close(fd) serial_close(fd)
  272. void do_icarus_close(struct thr_info *thr)
  273. {
  274. struct cgpu_info *icarus = thr->cgpu;
  275. const int fd = icarus->device_fd;
  276. if (fd == -1)
  277. return;
  278. icarus_close(fd);
  279. icarus->device_fd = -1;
  280. }
  281. static const char *timing_mode_str(enum timing_mode timing_mode)
  282. {
  283. switch(timing_mode) {
  284. case MODE_DEFAULT:
  285. return MODE_DEFAULT_STR;
  286. case MODE_SHORT:
  287. return MODE_SHORT_STR;
  288. case MODE_LONG:
  289. return MODE_LONG_STR;
  290. case MODE_VALUE:
  291. return MODE_VALUE_STR;
  292. default:
  293. return MODE_UNKNOWN_STR;
  294. }
  295. }
  296. static
  297. const char *_icarus_set_timing(struct ICARUS_INFO * const info, const char * const repr, const struct device_drv * const drv, const char * const buf)
  298. {
  299. double Hs;
  300. char *eq;
  301. if (strcasecmp(buf, MODE_SHORT_STR) == 0) {
  302. // short
  303. info->read_timeout_ms = ICARUS_READ_COUNT_TIMING_MS;
  304. info->read_count_limit = 0; // 0 = no limit
  305. info->timing_mode = MODE_SHORT;
  306. info->do_icarus_timing = true;
  307. } else if (strncasecmp(buf, MODE_SHORT_STREQ, strlen(MODE_SHORT_STREQ)) == 0) {
  308. // short=limit
  309. info->read_timeout_ms = ICARUS_READ_COUNT_TIMING_MS;
  310. info->timing_mode = MODE_SHORT;
  311. info->do_icarus_timing = true;
  312. info->read_count_limit = atoi(&buf[strlen(MODE_SHORT_STREQ)]);
  313. if (info->read_count_limit < 0)
  314. info->read_count_limit = 0;
  315. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  316. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  317. } else if (strcasecmp(buf, MODE_LONG_STR) == 0) {
  318. // long
  319. info->read_timeout_ms = ICARUS_READ_COUNT_TIMING_MS;
  320. info->read_count_limit = 0; // 0 = no limit
  321. info->timing_mode = MODE_LONG;
  322. info->do_icarus_timing = true;
  323. } else if (strncasecmp(buf, MODE_LONG_STREQ, strlen(MODE_LONG_STREQ)) == 0) {
  324. // long=limit
  325. info->read_timeout_ms = ICARUS_READ_COUNT_TIMING_MS;
  326. info->timing_mode = MODE_LONG;
  327. info->do_icarus_timing = true;
  328. info->read_count_limit = atoi(&buf[strlen(MODE_LONG_STREQ)]);
  329. if (info->read_count_limit < 0)
  330. info->read_count_limit = 0;
  331. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  332. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  333. } else if ((Hs = atof(buf)) != 0) {
  334. // ns[=read_count]
  335. info->Hs = Hs / NANOSEC;
  336. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  337. info->read_timeout_ms = 0;
  338. if ((eq = strchr(buf, '=')) != NULL)
  339. info->read_timeout_ms = atof(&eq[1]) * 100;
  340. if (info->read_timeout_ms < 1)
  341. {
  342. info->read_timeout_ms = info->fullnonce * 1000;
  343. if (unlikely(info->read_timeout_ms < 2))
  344. info->read_timeout_ms = 1;
  345. else
  346. --info->read_timeout_ms;
  347. }
  348. info->read_count_limit = 0; // 0 = no limit
  349. info->timing_mode = MODE_VALUE;
  350. info->do_icarus_timing = false;
  351. } else {
  352. // Anything else in buf just uses DEFAULT mode
  353. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  354. info->read_timeout_ms = 0;
  355. if ((eq = strchr(buf, '=')) != NULL)
  356. info->read_timeout_ms = atof(&eq[1]) * 100;
  357. unsigned def_read_timeout_ms = ICARUS_READ_COUNT_TIMING_MS;
  358. if (info->timing_mode == MODE_DEFAULT) {
  359. if (drv == &icarus_drv) {
  360. info->do_default_detection = 0x10;
  361. } else {
  362. def_read_timeout_ms = info->fullnonce * 1000;
  363. if (def_read_timeout_ms > 0)
  364. --def_read_timeout_ms;
  365. }
  366. info->do_icarus_timing = false;
  367. }
  368. if (info->read_timeout_ms < 1)
  369. info->read_timeout_ms = def_read_timeout_ms;
  370. info->read_count_limit = 0; // 0 = no limit
  371. }
  372. info->min_data_count = MIN_DATA_COUNT;
  373. applog(LOG_DEBUG, "%s: Init: mode=%s read_timeout_ms=%u limit=%dms Hs=%e",
  374. repr,
  375. timing_mode_str(info->timing_mode),
  376. info->read_timeout_ms, info->read_count_limit, info->Hs);
  377. return NULL;
  378. }
  379. const char *icarus_set_timing(struct cgpu_info * const proc, const char * const optname, const char * const buf, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  380. {
  381. struct ICARUS_INFO * const info = proc->device_data;
  382. return _icarus_set_timing(info, proc->dev_repr, proc->drv, buf);
  383. }
  384. static uint32_t mask(int work_division)
  385. {
  386. return 0xffffffff / work_division;
  387. }
  388. // Number of bytes remaining after reading a nonce from Icarus
  389. int icarus_excess_nonce_size(int fd, struct ICARUS_INFO *info)
  390. {
  391. // How big a buffer?
  392. int excess_size = info->read_size - ICARUS_NONCE_SIZE;
  393. // Try to read one more to ensure the device doesn't return
  394. // more than we want for this driver
  395. excess_size++;
  396. unsigned char excess_bin[excess_size];
  397. // Read excess_size from Icarus
  398. struct timeval tv_now;
  399. timer_set_now(&tv_now);
  400. int bytes_read = read(fd, excess_bin, excess_size);
  401. // Number of bytes that were still available
  402. return bytes_read;
  403. }
  404. int icarus_probe_work_division(const int fd, const char * const repr, struct ICARUS_INFO * const info)
  405. {
  406. struct timeval tv_now, tv_timeout;
  407. struct timeval tv_finish;
  408. // For reading the nonce from Icarus
  409. unsigned char res_bin[info->read_size];
  410. // For storing the the 32-bit nonce
  411. uint32_t res;
  412. int work_division = 0;
  413. applog(LOG_DEBUG, "%s: Work division not specified - autodetecting", repr);
  414. // Special packet to probe work_division
  415. unsigned char pkt[64] =
  416. "\x2e\x4c\x8f\x91\xfd\x59\x5d\x2d\x7e\xa2\x0a\xaa\xcb\x64\xa2\xa0"
  417. "\x43\x82\x86\x02\x77\xcf\x26\xb6\xa1\xee\x04\xc5\x6a\x5b\x50\x4a"
  418. "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"
  419. "\x64\x61\x01\x1a\xc9\x06\xa9\x51\xfb\x9b\x3c\x73";
  420. icarus_write(repr, fd, pkt, sizeof(pkt));
  421. memset(res_bin, 0, sizeof(res_bin));
  422. timer_set_now(&tv_now);
  423. timer_set_delay(&tv_timeout, &tv_now, info->read_timeout_ms * 1000);
  424. if (ICA_GETS_OK == icarus_read(repr, res_bin, fd, &tv_finish, NULL, &tv_timeout, &tv_now, info->read_size))
  425. {
  426. memcpy(&res, res_bin, sizeof(res));
  427. res = icarus_nonce32toh(info, res);
  428. }
  429. else
  430. res = 0;
  431. switch (res) {
  432. case 0x04C0FDB4:
  433. work_division = 1;
  434. break;
  435. case 0x82540E46:
  436. work_division = 2;
  437. break;
  438. case 0x417C0F36:
  439. work_division = 4;
  440. break;
  441. case 0x60C994D5:
  442. work_division = 8;
  443. break;
  444. default:
  445. applog(LOG_ERR, "%s: Work division autodetection failed (assuming 2): got %08x", repr, res);
  446. work_division = 2;
  447. }
  448. applog(LOG_DEBUG, "%s: Work division autodetection got %08x (=%d)", repr, res, work_division);
  449. return work_division;
  450. }
  451. struct cgpu_info *icarus_detect_custom(const char *devpath, struct device_drv *api, struct ICARUS_INFO *info)
  452. {
  453. struct timeval tv_start, tv_finish;
  454. int fd;
  455. unsigned char nonce_bin[ICARUS_NONCE_SIZE];
  456. char nonce_hex[(sizeof(nonce_bin) * 2) + 1];
  457. drv_set_defaults(api, icarus_set_device_funcs, info, devpath, detectone_meta_info.serial, 1);
  458. int baud = info->baud;
  459. int work_division = info->work_division;
  460. int fpga_count = info->fpga_count;
  461. applog(LOG_DEBUG, "%s: Attempting to open %s", api->dname, devpath);
  462. fd = icarus_open2(devpath, baud, true);
  463. if (unlikely(fd == -1)) {
  464. applog(LOG_DEBUG, "%s: Failed to open %s", api->dname, devpath);
  465. return NULL;
  466. }
  467. // Set a default so that individual drivers need not specify
  468. // e.g. Cairnsmore
  469. BFGINIT(info->probe_read_count, 1);
  470. if (info->read_size == 0)
  471. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  472. if (!info->golden_ob)
  473. {
  474. // Block 171874 nonce = (0xa2870100) = 0x000187a2
  475. // NOTE: this MUST take less time to calculate
  476. // than the timeout set in icarus_open()
  477. // This one takes ~0.53ms on Rev3 Icarus
  478. info->golden_ob =
  479. "4679ba4ec99876bf4bfe086082b40025"
  480. "4df6c356451471139a3afa71e48f544a"
  481. "00000000000000000000000000000000"
  482. "0000000087320b1a1426674f2fa722ce";
  483. /* NOTE: This gets sent to basically every port specified in --scan-serial,
  484. * even ones that aren't Icarus; be sure they can all handle it, when
  485. * this is changed...
  486. * BitForce: Ignores entirely
  487. * ModMiner: Starts (useless) work, gets back to clean state
  488. */
  489. info->golden_nonce = "000187a2";
  490. }
  491. if (info->detect_init_func)
  492. info->detect_init_func(devpath, fd, info);
  493. int ob_size = strlen(info->golden_ob) / 2;
  494. unsigned char ob_bin[ob_size];
  495. BFGINIT(info->ob_size, ob_size);
  496. if (!info->ignore_golden_nonce)
  497. {
  498. hex2bin(ob_bin, info->golden_ob, sizeof(ob_bin));
  499. icarus_write(devpath, fd, ob_bin, sizeof(ob_bin));
  500. cgtime(&tv_start);
  501. memset(nonce_bin, 0, sizeof(nonce_bin));
  502. // Do not use info->read_size here, instead read exactly ICARUS_NONCE_SIZE
  503. // We will then compare the bytes left in fd with info->read_size to determine
  504. // if this is a valid device
  505. struct timeval tv_now, tv_timeout;
  506. timer_set_now(&tv_now);
  507. timer_set_delay(&tv_timeout, &tv_now, info->probe_read_count * 100000);
  508. icarus_read(devpath, nonce_bin, fd, &tv_finish, NULL, &tv_timeout, &tv_now, ICARUS_NONCE_SIZE);
  509. // How many bytes were left after reading the above nonce
  510. int bytes_left = icarus_excess_nonce_size(fd, info);
  511. icarus_close(fd);
  512. bin2hex(nonce_hex, nonce_bin, sizeof(nonce_bin));
  513. if (strncmp(nonce_hex, info->golden_nonce, 8))
  514. {
  515. applog(LOG_DEBUG,
  516. "%s: "
  517. "Test failed at %s: get %s, should: %s",
  518. api->dname,
  519. devpath, nonce_hex, info->golden_nonce);
  520. return NULL;
  521. }
  522. if (info->read_size - ICARUS_NONCE_SIZE != bytes_left)
  523. {
  524. applog(LOG_DEBUG,
  525. "%s: "
  526. "Test failed at %s: expected %d bytes, got %d",
  527. api->dname,
  528. devpath, info->read_size, ICARUS_NONCE_SIZE + bytes_left);
  529. return NULL;
  530. }
  531. }
  532. else
  533. icarus_close(fd);
  534. applog(LOG_DEBUG,
  535. "%s: "
  536. "Test succeeded at %s: got %s",
  537. api->dname,
  538. devpath, nonce_hex);
  539. if (serial_claim_v(devpath, api))
  540. return NULL;
  541. _icarus_set_timing(info, devpath, api, "");
  542. if (!info->fpga_count)
  543. {
  544. if (!info->work_division)
  545. {
  546. fd = icarus_open2(devpath, baud, true);
  547. info->work_division = icarus_probe_work_division(fd, api->dname, info);
  548. icarus_close(fd);
  549. }
  550. info->fpga_count = info->work_division;
  551. }
  552. // Lock fpga_count from set_work_division
  553. info->user_set |= IUS_FPGA_COUNT;
  554. /* We have a real Icarus! */
  555. struct cgpu_info *icarus;
  556. icarus = calloc(1, sizeof(struct cgpu_info));
  557. icarus->drv = api;
  558. icarus->device_path = strdup(devpath);
  559. icarus->device_fd = -1;
  560. icarus->threads = 1;
  561. icarus->procs = info->fpga_count;
  562. icarus->device_data = info;
  563. icarus->set_device_funcs = icarus_set_device_funcs_live;
  564. add_cgpu(icarus);
  565. applog(LOG_INFO, "Found %s at %s",
  566. icarus->dev_repr,
  567. devpath);
  568. applog(LOG_DEBUG, "%s: Init: baud=%d work_division=%d fpga_count=%d",
  569. icarus->dev_repr,
  570. baud, work_division, fpga_count);
  571. timersub(&tv_finish, &tv_start, &(info->golden_tv));
  572. return icarus;
  573. }
  574. static bool icarus_detect_one(const char *devpath)
  575. {
  576. struct ICARUS_INFO *info = calloc(1, sizeof(struct ICARUS_INFO));
  577. if (unlikely(!info))
  578. quit(1, "Failed to malloc ICARUS_INFO");
  579. // TODO: try some higher speeds with the Icarus and BFL to see
  580. // if they support them and if setting them makes any difference
  581. // N.B. B3000000 doesn't work on Icarus
  582. info->baud = ICARUS_IO_SPEED;
  583. info->reopen_mode = IRM_TIMEOUT;
  584. info->Hs = ICARUS_REV3_HASH_TIME;
  585. info->timing_mode = MODE_DEFAULT;
  586. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  587. if (!icarus_detect_custom(devpath, &icarus_drv, info)) {
  588. free(info);
  589. return false;
  590. }
  591. return true;
  592. }
  593. static
  594. bool icarus_lowl_probe(const struct lowlevel_device_info * const info)
  595. {
  596. return vcom_lowl_probe_wrapper(info, icarus_detect_one);
  597. }
  598. static bool icarus_prepare(struct thr_info *thr)
  599. {
  600. struct cgpu_info *icarus = thr->cgpu;
  601. struct icarus_state *state;
  602. thr->cgpu_data = state = calloc(1, sizeof(*state));
  603. state->firstrun = true;
  604. #ifdef HAVE_EPOLL
  605. int epollfd = epoll_create(2);
  606. if (epollfd != -1)
  607. {
  608. close(epollfd);
  609. notifier_init(thr->work_restart_notifier);
  610. }
  611. #endif
  612. icarus->status = LIFE_INIT2;
  613. return true;
  614. }
  615. bool icarus_init(struct thr_info *thr)
  616. {
  617. struct cgpu_info *icarus = thr->cgpu;
  618. struct ICARUS_INFO *info = icarus->device_data;
  619. struct icarus_state * const state = thr->cgpu_data;
  620. int fd = icarus_open2(icarus->device_path, info->baud, true);
  621. icarus->device_fd = fd;
  622. if (unlikely(-1 == fd)) {
  623. applog(LOG_ERR, "%s: Failed to open %s",
  624. icarus->dev_repr,
  625. icarus->device_path);
  626. return false;
  627. }
  628. applog(LOG_INFO, "%s: Opened %s", icarus->dev_repr, icarus->device_path);
  629. BFGINIT(info->job_start_func, icarus_job_start);
  630. BFGINIT(state->ob_bin, calloc(1, info->ob_size));
  631. if (!info->work_division)
  632. info->work_division = icarus_probe_work_division(fd, icarus->dev_repr, info);
  633. if (!is_power_of_two(info->work_division))
  634. info->work_division = upper_power_of_two_u32(info->work_division);
  635. info->nonce_mask = mask(info->work_division);
  636. return true;
  637. }
  638. static
  639. const struct cgpu_info *icarus_proc_for_nonce(const struct cgpu_info * const icarus, const uint32_t nonce)
  640. {
  641. struct ICARUS_INFO * const info = icarus->device_data;
  642. unsigned proc_id = 0;
  643. for (int i = info->work_division, j = 0; i /= 2; ++j)
  644. if (nonce & (1UL << (31 - j)))
  645. proc_id |= (1 << j);
  646. const struct cgpu_info * const proc = device_proc_by_id(icarus, proc_id) ?: icarus;
  647. return proc;
  648. }
  649. static bool icarus_reopen(struct cgpu_info *icarus, struct icarus_state *state, int *fdp)
  650. {
  651. struct ICARUS_INFO *info = icarus->device_data;
  652. // Reopen the serial port to workaround a USB-host-chipset-specific issue with the Icarus's buggy USB-UART
  653. do_icarus_close(icarus->thr[0]);
  654. *fdp = icarus->device_fd = icarus_open(icarus->device_path, info->baud);
  655. if (unlikely(-1 == *fdp)) {
  656. applog(LOG_ERR, "%s: Failed to reopen on %s", icarus->dev_repr, icarus->device_path);
  657. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  658. state->firstrun = true;
  659. return false;
  660. }
  661. return true;
  662. }
  663. static
  664. bool icarus_job_prepare(struct thr_info *thr, struct work *work, __maybe_unused uint64_t max_nonce)
  665. {
  666. struct cgpu_info * const icarus = thr->cgpu;
  667. struct icarus_state * const state = thr->cgpu_data;
  668. uint8_t * const ob_bin = state->ob_bin;
  669. swab256(ob_bin, work->midstate);
  670. bswap_96p(&ob_bin[0x34], &work->data[0x40]);
  671. if (!(memcmp(&ob_bin[56], "\xff\xff\xff\xff", 4)
  672. || memcmp(&ob_bin, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0", 32))) {
  673. // This sequence is used on cairnsmore bitstreams for commands, NEVER send it otherwise
  674. applog(LOG_WARNING, "%s: Received job attempting to send a command, corrupting it!",
  675. icarus->dev_repr);
  676. ob_bin[56] = 0;
  677. }
  678. return true;
  679. }
  680. bool icarus_job_start(struct thr_info *thr)
  681. {
  682. struct cgpu_info *icarus = thr->cgpu;
  683. struct ICARUS_INFO *info = icarus->device_data;
  684. struct icarus_state *state = thr->cgpu_data;
  685. const uint8_t * const ob_bin = state->ob_bin;
  686. int fd = icarus->device_fd;
  687. int ret;
  688. // Handle dynamic clocking for "subclass" devices
  689. // This needs to run before sending next job, since it hashes the command too
  690. if (info->dclk.freqM && likely(!state->firstrun)) {
  691. dclk_preUpdate(&info->dclk);
  692. dclk_updateFreq(&info->dclk, info->dclk_change_clock_func, thr);
  693. }
  694. cgtime(&state->tv_workstart);
  695. ret = icarus_write(icarus->dev_repr, fd, ob_bin, info->ob_size);
  696. if (ret) {
  697. do_icarus_close(thr);
  698. applog(LOG_ERR, "%s: Comms error (werr=%d)", icarus->dev_repr, ret);
  699. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  700. return false; /* This should never happen */
  701. }
  702. return true;
  703. }
  704. static
  705. struct work *icarus_process_worknonce(const struct ICARUS_INFO * const info, struct icarus_state *state, uint32_t *nonce)
  706. {
  707. *nonce = icarus_nonce32toh(info, *nonce);
  708. if (test_nonce(state->last_work, *nonce, false))
  709. return state->last_work;
  710. if (likely(state->last2_work && test_nonce(state->last2_work, *nonce, false)))
  711. return state->last2_work;
  712. return NULL;
  713. }
  714. static
  715. void handle_identify(struct thr_info * const thr, int ret, const bool was_first_run)
  716. {
  717. const struct cgpu_info * const icarus = thr->cgpu;
  718. const struct ICARUS_INFO * const info = icarus->device_data;
  719. struct icarus_state * const state = thr->cgpu_data;
  720. int fd = icarus->device_fd;
  721. struct timeval tv_now;
  722. struct timeval tv_timeout, tv_finish;
  723. double delapsed;
  724. // For reading the nonce from Icarus
  725. unsigned char nonce_bin[info->read_size];
  726. // For storing the the 32-bit nonce
  727. uint32_t nonce;
  728. if (fd == -1)
  729. return;
  730. // If identify is requested (block erupters):
  731. // 1. Don't start the next job right away (above)
  732. // 2. Wait for the current job to complete 100%
  733. if (!was_first_run)
  734. {
  735. applog(LOG_DEBUG, "%s: Identify: Waiting for current job to finish", icarus->dev_repr);
  736. while (true)
  737. {
  738. cgtime(&tv_now);
  739. delapsed = tdiff(&tv_now, &state->tv_workstart);
  740. if (delapsed + 0.1 > info->fullnonce)
  741. break;
  742. // Try to get more nonces (ignoring work restart)
  743. memset(nonce_bin, 0, sizeof(nonce_bin));
  744. timer_set_delay(&tv_timeout, &tv_now, (uint64_t)(info->fullnonce - delapsed) * 1000000);
  745. ret = icarus_read(icarus->dev_repr, nonce_bin, fd, &tv_finish, NULL, &tv_timeout, &tv_now, info->read_size);
  746. if (ret == ICA_GETS_OK)
  747. {
  748. memcpy(&nonce, nonce_bin, sizeof(nonce));
  749. nonce = icarus_nonce32toh(info, nonce);
  750. submit_nonce(icarus_proc_for_nonce(icarus, nonce)->thr[0], state->last_work, nonce);
  751. }
  752. }
  753. }
  754. else
  755. applog(LOG_DEBUG, "%s: Identify: Current job should already be finished", icarus->dev_repr);
  756. // 3. Delay 3 more seconds
  757. applog(LOG_DEBUG, "%s: Identify: Leaving idle for 3 seconds", icarus->dev_repr);
  758. cgsleep_ms(3000);
  759. // Check for work restart in the meantime
  760. if (thr->work_restart)
  761. {
  762. applog(LOG_DEBUG, "%s: Identify: Work restart requested during delay", icarus->dev_repr);
  763. goto no_job_start;
  764. }
  765. // 4. Start next job
  766. if (!state->firstrun)
  767. {
  768. applog(LOG_DEBUG, "%s: Identify: Starting next job", icarus->dev_repr);
  769. if (!info->job_start_func(thr))
  770. no_job_start:
  771. state->firstrun = true;
  772. }
  773. state->identify = false;
  774. }
  775. static
  776. void icarus_transition_work(struct icarus_state *state, struct work *work)
  777. {
  778. if (state->last2_work)
  779. free_work(state->last2_work);
  780. state->last2_work = state->last_work;
  781. state->last_work = copy_work(work);
  782. }
  783. static int64_t icarus_scanhash(struct thr_info *thr, struct work *work,
  784. __maybe_unused int64_t max_nonce)
  785. {
  786. struct cgpu_info *icarus;
  787. int fd;
  788. int ret;
  789. struct ICARUS_INFO *info;
  790. struct work *nonce_work;
  791. int64_t hash_count;
  792. struct timeval tv_start = {.tv_sec=0}, elapsed;
  793. struct timeval tv_history_start, tv_history_finish;
  794. struct timeval tv_now, tv_timeout;
  795. double Ti, Xi;
  796. int i;
  797. bool was_hw_error = false;
  798. bool was_first_run;
  799. struct ICARUS_HISTORY *history0, *history;
  800. int count;
  801. double Hs, W, fullnonce;
  802. int read_timeout_ms;
  803. bool limited;
  804. uint32_t values;
  805. int64_t hash_count_range;
  806. elapsed.tv_sec = elapsed.tv_usec = 0;
  807. icarus = thr->cgpu;
  808. struct icarus_state *state = thr->cgpu_data;
  809. was_first_run = state->firstrun;
  810. icarus->drv->job_prepare(thr, work, max_nonce);
  811. // Wait for the previous run's result
  812. fd = icarus->device_fd;
  813. info = icarus->device_data;
  814. // For reading the nonce from Icarus
  815. unsigned char nonce_bin[info->read_size];
  816. // For storing the the 32-bit nonce
  817. uint32_t nonce;
  818. if (unlikely(fd == -1) && !icarus_reopen(icarus, state, &fd))
  819. return -1;
  820. if (!state->firstrun) {
  821. if (state->changework)
  822. {
  823. state->changework = false;
  824. ret = ICA_GETS_RESTART;
  825. }
  826. else
  827. {
  828. read_timeout_ms = info->read_timeout_ms;
  829. keepwaiting:
  830. /* Icarus will return info->read_size bytes nonces or nothing */
  831. memset(nonce_bin, 0, sizeof(nonce_bin));
  832. timer_set_now(&tv_now);
  833. timer_set_delay(&tv_timeout, &tv_now, read_timeout_ms * 1000);
  834. ret = icarus_read(icarus->dev_repr, nonce_bin, fd, &state->tv_workfinish, thr, &tv_timeout, &tv_now, info->read_size);
  835. switch (ret) {
  836. case ICA_GETS_RESTART:
  837. // The prepared work is invalid, and the current work is abandoned
  838. // Go back to the main loop to get the next work, and stuff
  839. // Returning to the main loop will clear work_restart, so use a flag...
  840. state->changework = true;
  841. return 0;
  842. case ICA_GETS_ERROR:
  843. do_icarus_close(thr);
  844. applog(LOG_ERR, "%s: Comms error (rerr)", icarus->dev_repr);
  845. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  846. if (!icarus_reopen(icarus, state, &fd))
  847. return -1;
  848. break;
  849. case ICA_GETS_TIMEOUT:
  850. if (info->reopen_mode == IRM_TIMEOUT && !icarus_reopen(icarus, state, &fd))
  851. return -1;
  852. case ICA_GETS_OK:
  853. break;
  854. }
  855. }
  856. tv_start = state->tv_workstart;
  857. timersub(&state->tv_workfinish, &tv_start, &elapsed);
  858. }
  859. else
  860. {
  861. if (fd == -1 && !icarus_reopen(icarus, state, &fd))
  862. return -1;
  863. // First run; no nonce, no hashes done
  864. ret = ICA_GETS_ERROR;
  865. }
  866. #ifndef WIN32
  867. tcflush(fd, TCOFLUSH);
  868. #endif
  869. if (ret == ICA_GETS_OK)
  870. {
  871. memcpy(&nonce, nonce_bin, sizeof(nonce));
  872. nonce_work = icarus_process_worknonce(info, state, &nonce);
  873. if (likely(nonce_work))
  874. {
  875. if (nonce_work == state->last2_work)
  876. {
  877. // nonce was for the last job; submit and keep processing the current one
  878. submit_nonce(icarus_proc_for_nonce(icarus, nonce)->thr[0], nonce_work, nonce);
  879. goto keepwaiting;
  880. }
  881. if (info->continue_search)
  882. {
  883. read_timeout_ms = info->read_timeout_ms - ((timer_elapsed_us(&state->tv_workstart, NULL) / 1000) + 1);
  884. if (read_timeout_ms)
  885. {
  886. submit_nonce(icarus_proc_for_nonce(icarus, nonce)->thr[0], nonce_work, nonce);
  887. goto keepwaiting;
  888. }
  889. }
  890. }
  891. else
  892. was_hw_error = true;
  893. }
  894. // Handle dynamic clocking for "subclass" devices
  895. // This needs to run before sending next job, since it hashes the command too
  896. if (info->dclk.freqM && likely(ret == ICA_GETS_OK || ret == ICA_GETS_TIMEOUT)) {
  897. int qsec = ((4 * elapsed.tv_sec) + (elapsed.tv_usec / 250000)) ?: 1;
  898. for (int n = qsec; n; --n)
  899. dclk_gotNonces(&info->dclk);
  900. if (was_hw_error)
  901. dclk_errorCount(&info->dclk, qsec);
  902. }
  903. // Force a USB close/reopen on any hw error (or on request, eg for baud change)
  904. if (was_hw_error || info->reopen_now)
  905. {
  906. info->reopen_now = false;
  907. if (info->reopen_mode == IRM_CYCLE)
  908. {} // Do nothing here, we reopen after sending the job
  909. else
  910. if (!icarus_reopen(icarus, state, &fd))
  911. state->firstrun = true;
  912. }
  913. if (unlikely(state->identify))
  914. {
  915. // Delay job start until later...
  916. }
  917. else
  918. if (unlikely(icarus->deven != DEV_ENABLED || !info->job_start_func(thr)))
  919. state->firstrun = true;
  920. if (info->reopen_mode == IRM_CYCLE && !icarus_reopen(icarus, state, &fd))
  921. state->firstrun = true;
  922. work->blk.nonce = 0xffffffff;
  923. if (ret == ICA_GETS_ERROR) {
  924. state->firstrun = false;
  925. icarus_transition_work(state, work);
  926. hash_count = 0;
  927. goto out;
  928. }
  929. // OK, done starting Icarus's next job... now process the last run's result!
  930. if (ret == ICA_GETS_OK && !was_hw_error)
  931. {
  932. const struct cgpu_info * const proc = icarus_proc_for_nonce(icarus, nonce);
  933. submit_nonce(proc->thr[0], nonce_work, nonce);
  934. icarus_transition_work(state, work);
  935. hash_count = (nonce & info->nonce_mask);
  936. hash_count++;
  937. hash_count *= info->fpga_count;
  938. if (opt_debug)
  939. {
  940. const uint64_t elapsed_fs = (elapsed.tv_sec * 1000000000000000LL) + (elapsed.tv_usec * 1000000000LL);
  941. const uint64_t est_Hs_fs = elapsed_fs / hash_count;
  942. applog(LOG_DEBUG, "%"PRIpreprv" nonce = 0x%08x = 0x%08" PRIx64 " hashes (%"PRId64".%06lus; %"PRIu64".%06luns/hash)",
  943. proc->proc_repr,
  944. nonce,
  945. (uint64_t)hash_count,
  946. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec,
  947. (uint64_t)(est_Hs_fs / 1000000LL), (unsigned long)(est_Hs_fs % 1000000LL));
  948. }
  949. }
  950. else
  951. {
  952. double estimate_hashes = elapsed.tv_sec;
  953. estimate_hashes += ((double)elapsed.tv_usec) / 1000000.;
  954. const char *repr = icarus->dev_repr;
  955. if (ret == ICA_GETS_OK)
  956. {
  957. // We can't be sure which processor got the error, but at least this is a decent guess
  958. const struct cgpu_info * const proc = icarus_proc_for_nonce(icarus, nonce);
  959. repr = proc->proc_repr;
  960. inc_hw_errors(proc->thr[0], state->last_work, nonce);
  961. estimate_hashes -= ICARUS_READ_TIME(info->baud, info->read_size);
  962. }
  963. icarus_transition_work(state, work);
  964. estimate_hashes /= info->Hs;
  965. // If some Serial-USB delay allowed the full nonce range to
  966. // complete it can't have done more than a full nonce
  967. if (unlikely(estimate_hashes > 0xffffffff))
  968. estimate_hashes = 0xffffffff;
  969. if (unlikely(estimate_hashes < 0))
  970. estimate_hashes = 0;
  971. applog(LOG_DEBUG, "%s %s nonce = 0x%08"PRIx64" hashes (%"PRId64".%06lus)",
  972. repr,
  973. (ret == ICA_GETS_OK) ? "bad" : "no",
  974. (uint64_t)estimate_hashes,
  975. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  976. hash_count = estimate_hashes;
  977. if (ret != ICA_GETS_OK)
  978. goto out;
  979. }
  980. // Only ICA_GETS_OK gets here
  981. if (info->do_default_detection && elapsed.tv_sec >= DEFAULT_DETECT_THRESHOLD) {
  982. int MHs = (double)hash_count / ((double)elapsed.tv_sec * 1e6 + (double)elapsed.tv_usec);
  983. --info->do_default_detection;
  984. applog(LOG_DEBUG, "%s: Autodetect device speed: %d MH/s", icarus->dev_repr, MHs);
  985. if (MHs <= 370 || MHs > 420) {
  986. // Not a real Icarus: enable short timing
  987. applog(LOG_WARNING, "%s: Seems too %s to be an Icarus; calibrating with short timing", icarus->dev_repr, MHs>380?"fast":"slow");
  988. info->timing_mode = MODE_SHORT;
  989. info->do_icarus_timing = true;
  990. info->do_default_detection = 0;
  991. }
  992. else
  993. if (MHs <= 380) {
  994. // Real Icarus?
  995. if (!info->do_default_detection) {
  996. applog(LOG_DEBUG, "%s: Seems to be a real Icarus", icarus->dev_repr);
  997. info->read_timeout_ms = info->fullnonce * 1000;
  998. if (info->read_timeout_ms > 0)
  999. --info->read_timeout_ms;
  1000. }
  1001. }
  1002. else
  1003. if (MHs <= 420) {
  1004. // Enterpoint Cairnsmore1
  1005. size_t old_repr_len = strlen(icarus->dev_repr);
  1006. char old_repr[old_repr_len + 1];
  1007. strcpy(old_repr, icarus->dev_repr);
  1008. convert_icarus_to_cairnsmore(icarus);
  1009. info->do_default_detection = 0;
  1010. applog(LOG_WARNING, "%s: Detected Cairnsmore1 device, upgrading driver to %s", old_repr, icarus->dev_repr);
  1011. }
  1012. }
  1013. // Ignore possible end condition values ... and hw errors
  1014. // TODO: set limitations on calculated values depending on the device
  1015. // to avoid crap values caused by CPU/Task Switching/Swapping/etc
  1016. if (info->do_icarus_timing
  1017. && !was_hw_error
  1018. && ((nonce & info->nonce_mask) > END_CONDITION)
  1019. && ((nonce & info->nonce_mask) < (info->nonce_mask & ~END_CONDITION))) {
  1020. cgtime(&tv_history_start);
  1021. history0 = &(info->history[0]);
  1022. if (history0->values == 0)
  1023. timeradd(&tv_start, &history_sec, &(history0->finish));
  1024. Ti = (double)(elapsed.tv_sec)
  1025. + ((double)(elapsed.tv_usec))/((double)1000000)
  1026. - ((double)ICARUS_READ_TIME(info->baud, info->read_size));
  1027. Xi = (double)hash_count;
  1028. history0->sumXiTi += Xi * Ti;
  1029. history0->sumXi += Xi;
  1030. history0->sumTi += Ti;
  1031. history0->sumXi2 += Xi * Xi;
  1032. history0->values++;
  1033. if (history0->hash_count_max < hash_count)
  1034. history0->hash_count_max = hash_count;
  1035. if (history0->hash_count_min > hash_count || history0->hash_count_min == 0)
  1036. history0->hash_count_min = hash_count;
  1037. if (history0->values >= info->min_data_count
  1038. && timercmp(&tv_start, &(history0->finish), >)) {
  1039. for (i = INFO_HISTORY; i > 0; i--)
  1040. memcpy(&(info->history[i]),
  1041. &(info->history[i-1]),
  1042. sizeof(struct ICARUS_HISTORY));
  1043. // Initialise history0 to zero for summary calculation
  1044. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  1045. // We just completed a history data set
  1046. // So now recalc read_count based on the whole history thus we will
  1047. // initially get more accurate until it completes INFO_HISTORY
  1048. // total data sets
  1049. count = 0;
  1050. for (i = 1 ; i <= INFO_HISTORY; i++) {
  1051. history = &(info->history[i]);
  1052. if (history->values >= MIN_DATA_COUNT) {
  1053. count++;
  1054. history0->sumXiTi += history->sumXiTi;
  1055. history0->sumXi += history->sumXi;
  1056. history0->sumTi += history->sumTi;
  1057. history0->sumXi2 += history->sumXi2;
  1058. history0->values += history->values;
  1059. if (history0->hash_count_max < history->hash_count_max)
  1060. history0->hash_count_max = history->hash_count_max;
  1061. if (history0->hash_count_min > history->hash_count_min || history0->hash_count_min == 0)
  1062. history0->hash_count_min = history->hash_count_min;
  1063. }
  1064. }
  1065. // All history data
  1066. Hs = (history0->values*history0->sumXiTi - history0->sumXi*history0->sumTi)
  1067. / (history0->values*history0->sumXi2 - history0->sumXi*history0->sumXi);
  1068. W = history0->sumTi/history0->values - Hs*history0->sumXi/history0->values;
  1069. hash_count_range = history0->hash_count_max - history0->hash_count_min;
  1070. values = history0->values;
  1071. // Initialise history0 to zero for next data set
  1072. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  1073. fullnonce = W + Hs * (((double)0xffffffff) + 1);
  1074. read_timeout_ms = fullnonce * 1000;
  1075. if (read_timeout_ms > 0)
  1076. --read_timeout_ms;
  1077. if (info->read_count_limit > 0 && read_timeout_ms > info->read_count_limit * 100) {
  1078. read_timeout_ms = info->read_count_limit * 100;
  1079. limited = true;
  1080. } else
  1081. limited = false;
  1082. info->Hs = Hs;
  1083. info->read_timeout_ms = read_timeout_ms;
  1084. info->fullnonce = fullnonce;
  1085. info->count = count;
  1086. info->W = W;
  1087. info->values = values;
  1088. info->hash_count_range = hash_count_range;
  1089. if (info->min_data_count < MAX_MIN_DATA_COUNT)
  1090. info->min_data_count *= 2;
  1091. else if (info->timing_mode == MODE_SHORT)
  1092. info->do_icarus_timing = false;
  1093. applog(LOG_DEBUG, "%s Re-estimate: Hs=%e W=%e read_timeout_ms=%u%s fullnonce=%.3fs",
  1094. icarus->dev_repr,
  1095. Hs, W, read_timeout_ms,
  1096. limited ? " (limited)" : "", fullnonce);
  1097. }
  1098. info->history_count++;
  1099. cgtime(&tv_history_finish);
  1100. timersub(&tv_history_finish, &tv_history_start, &tv_history_finish);
  1101. timeradd(&tv_history_finish, &(info->history_time), &(info->history_time));
  1102. }
  1103. out:
  1104. if (unlikely(state->identify))
  1105. handle_identify(thr, ret, was_first_run);
  1106. int hash_count_per_proc = hash_count / icarus->procs;
  1107. if (hash_count_per_proc > 0)
  1108. {
  1109. for_each_managed_proc(proc, icarus)
  1110. {
  1111. struct thr_info * const proc_thr = proc->thr[0];
  1112. hashes_done2(proc_thr, hash_count_per_proc, NULL);
  1113. hash_count -= hash_count_per_proc;
  1114. }
  1115. }
  1116. return hash_count;
  1117. }
  1118. static struct api_data *icarus_drv_stats(struct cgpu_info *cgpu)
  1119. {
  1120. struct api_data *root = NULL;
  1121. //use cgpu->device to handle multiple processors
  1122. struct ICARUS_INFO * const info = cgpu->device->device_data;
  1123. // Warning, access to these is not locked - but we don't really
  1124. // care since hashing performance is way more important than
  1125. // locking access to displaying API debug 'stats'
  1126. // If locking becomes an issue for any of them, use copy_data=true also
  1127. const unsigned read_count_ds = info->read_timeout_ms / 100;
  1128. root = api_add_uint(root, "read_count", &read_count_ds, true);
  1129. root = api_add_uint(root, "read_timeout_ms", &(info->read_timeout_ms), false);
  1130. root = api_add_int(root, "read_count_limit", &(info->read_count_limit), false);
  1131. root = api_add_double(root, "fullnonce", &(info->fullnonce), false);
  1132. root = api_add_int(root, "count", &(info->count), false);
  1133. root = api_add_hs(root, "Hs", &(info->Hs), false);
  1134. root = api_add_double(root, "W", &(info->W), false);
  1135. root = api_add_uint(root, "total_values", &(info->values), false);
  1136. root = api_add_uint64(root, "range", &(info->hash_count_range), false);
  1137. root = api_add_uint64(root, "history_count", &(info->history_count), false);
  1138. root = api_add_timeval(root, "history_time", &(info->history_time), false);
  1139. root = api_add_uint(root, "min_data_count", &(info->min_data_count), false);
  1140. root = api_add_uint(root, "timing_values", &(info->history[0].values), false);
  1141. root = api_add_const(root, "timing_mode", timing_mode_str(info->timing_mode), false);
  1142. root = api_add_bool(root, "is_timing", &(info->do_icarus_timing), false);
  1143. root = api_add_int(root, "baud", &(info->baud), false);
  1144. root = api_add_int(root, "work_division", &(info->work_division), false);
  1145. root = api_add_int(root, "fpga_count", &(info->fpga_count), false);
  1146. return root;
  1147. }
  1148. const char *icarus_set_baud(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1149. {
  1150. struct ICARUS_INFO * const info = proc->device_data;
  1151. const int baud = atoi(newvalue);
  1152. if (!valid_baud(baud))
  1153. return "Invalid baud setting";
  1154. if (info->baud != baud)
  1155. {
  1156. info->baud = baud;
  1157. info->reopen_now = true;
  1158. }
  1159. return NULL;
  1160. }
  1161. static
  1162. const char *icarus_set_probe_timeout(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1163. {
  1164. struct ICARUS_INFO * const info = proc->device_data;
  1165. info->probe_read_count = atof(newvalue) * 10.0 / ICARUS_READ_FAULT_DECISECONDS;
  1166. return NULL;
  1167. }
  1168. const char *icarus_set_work_division(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1169. {
  1170. struct ICARUS_INFO * const info = proc->device_data;
  1171. const int work_division = atoi(newvalue);
  1172. if (!is_power_of_two(work_division))
  1173. return "Invalid work_division: must be a power of two";
  1174. if (info->user_set & IUS_FPGA_COUNT)
  1175. {
  1176. if (info->fpga_count > work_division)
  1177. return "work_division must be >= fpga_count";
  1178. }
  1179. else
  1180. info->fpga_count = work_division;
  1181. info->user_set |= IUS_WORK_DIVISION;
  1182. info->work_division = work_division;
  1183. info->nonce_mask = mask(work_division);
  1184. return NULL;
  1185. }
  1186. static
  1187. const char *icarus_set_fpga_count(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1188. {
  1189. struct ICARUS_INFO * const info = proc->device_data;
  1190. const int fpga_count = atoi(newvalue);
  1191. if (fpga_count < 1 || (fpga_count > info->work_division && info->work_division))
  1192. return "Invalid fpga_count: must be >0 and <=work_division";
  1193. info->fpga_count = fpga_count;
  1194. return NULL;
  1195. }
  1196. const char *icarus_set_reopen(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1197. {
  1198. struct ICARUS_INFO * const info = proc->device_data;
  1199. if ((!strcasecmp(newvalue, "never")) || !strcasecmp(newvalue, "-r"))
  1200. info->reopen_mode = IRM_NEVER;
  1201. else
  1202. if (!strcasecmp(newvalue, "timeout"))
  1203. info->reopen_mode = IRM_TIMEOUT;
  1204. else
  1205. if ((!strcasecmp(newvalue, "cycle")) || !strcasecmp(newvalue, "r"))
  1206. info->reopen_mode = IRM_CYCLE;
  1207. else
  1208. if (!strcasecmp(newvalue, "now"))
  1209. info->reopen_now = true;
  1210. else
  1211. return "Invalid reopen mode";
  1212. return NULL;
  1213. }
  1214. static void icarus_shutdown(struct thr_info *thr)
  1215. {
  1216. do_icarus_close(thr);
  1217. free(thr->cgpu_data);
  1218. }
  1219. const struct bfg_set_device_definition icarus_set_device_funcs[] = {
  1220. // NOTE: Order of parameters below is important for --icarus-options
  1221. {"baud" , icarus_set_baud , "serial baud rate"},
  1222. {"work_division", icarus_set_work_division, "number of pieces work is split into"},
  1223. {"fpga_count" , icarus_set_fpga_count , "number of chips working on pieces"},
  1224. {"reopen" , icarus_set_reopen , "how often to reopen device: never, timeout, cycle, (or now for a one-shot reopen)"},
  1225. // NOTE: Below here, order is irrelevant
  1226. {"probe_timeout", icarus_set_probe_timeout},
  1227. {"timing" , icarus_set_timing , "timing of device; see README.FPGA"},
  1228. {NULL},
  1229. };
  1230. const struct bfg_set_device_definition icarus_set_device_funcs_live[] = {
  1231. {"baud" , icarus_set_baud , "serial baud rate"},
  1232. {"work_division", icarus_set_work_division, "number of pieces work is split into"},
  1233. {"reopen" , icarus_set_reopen , "how often to reopen device: never, timeout, cycle, (or now for a one-shot reopen)"},
  1234. {"timing" , icarus_set_timing , "timing of device; see README.FPGA"},
  1235. {NULL},
  1236. };
  1237. struct device_drv icarus_drv = {
  1238. .dname = "icarus",
  1239. .name = "ICA",
  1240. .probe_priority = -115,
  1241. .lowl_probe = icarus_lowl_probe,
  1242. .get_api_stats = icarus_drv_stats,
  1243. .thread_prepare = icarus_prepare,
  1244. .thread_init = icarus_init,
  1245. .scanhash = icarus_scanhash,
  1246. .job_prepare = icarus_job_prepare,
  1247. .thread_disable = close_device_fd,
  1248. .thread_shutdown = icarus_shutdown,
  1249. };