driver-avalon.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967
  1. /*
  2. * Copyright 2012-2013 Xiangfu <xiangfu@openmobilefree.com>
  3. * Copyright 2012 Luke Dashjr
  4. * Copyright 2012 Andrew Smith
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the Free
  8. * Software Foundation; either version 3 of the License, or (at your option)
  9. * any later version. See COPYING for more details.
  10. */
  11. #include "config.h"
  12. #include <limits.h>
  13. #include <pthread.h>
  14. #include <stdio.h>
  15. #include <sys/time.h>
  16. #include <sys/types.h>
  17. #include <dirent.h>
  18. #include <unistd.h>
  19. #ifndef WIN32
  20. #include <termios.h>
  21. #include <sys/stat.h>
  22. #include <fcntl.h>
  23. #ifndef O_CLOEXEC
  24. #define O_CLOEXEC 0
  25. #endif
  26. #else
  27. #include <windows.h>
  28. #include <io.h>
  29. #endif
  30. #include "elist.h"
  31. #include "miner.h"
  32. #include "fpgautils.h"
  33. #include "driver-avalon.h"
  34. #include "hexdump.c"
  35. static int option_offset = -1;
  36. struct avalon_info **avalon_info;
  37. struct device_api avalon_api;
  38. static inline uint8_t rev8(uint8_t d)
  39. {
  40. int i;
  41. uint8_t out = 0;
  42. /* from left to right */
  43. for (i = 0; i < 8; i++)
  44. if (d & (1 << i))
  45. out |= (1 << (7 - i));
  46. return out;
  47. }
  48. static int avalon_init_task(struct avalon_task *at,
  49. uint8_t reset, uint8_t ff, uint8_t fan,
  50. uint8_t timeout, uint8_t asic_num,
  51. uint8_t miner_num, uint8_t nonce_elf)
  52. {
  53. static bool first = true;
  54. if (unlikely(!at))
  55. return -1;
  56. if (unlikely(timeout <= 0 || asic_num <= 0 || miner_num <= 0))
  57. return -1;
  58. memset(at, 0, sizeof(struct avalon_task));
  59. if (unlikely(reset)) {
  60. at->reset = 1;
  61. at->fan_eft = 1;
  62. at->timer_eft = 1;
  63. first = true;
  64. }
  65. at->flush_fifo = (ff ? 1 : 0);
  66. at->fan_eft = (fan ? 1 : 0);
  67. if (unlikely(first && !at->reset)) {
  68. at->fan_eft = 1;
  69. at->timer_eft = 1;
  70. first = false;
  71. }
  72. at->fan_pwm_data = (fan ? fan : AVALON_DEFAULT_FAN_MAX_PWM);
  73. at->timeout_data = timeout;
  74. at->asic_num = asic_num;
  75. at->miner_num = miner_num;
  76. at->nonce_elf = nonce_elf;
  77. return 0;
  78. }
  79. static inline void avalon_create_task(struct avalon_task *at,
  80. struct work *work)
  81. {
  82. memcpy(at->midstate, work->midstate, 32);
  83. memcpy(at->data, work->data + 64, 12);
  84. }
  85. static int avalon_send_task(int fd, const struct avalon_task *at,
  86. struct thr_info *thr)
  87. {
  88. size_t ret;
  89. int full;
  90. struct timespec p;
  91. uint8_t buf[AVALON_WRITE_SIZE + 4 * AVALON_DEFAULT_ASIC_NUM];
  92. size_t nr_len;
  93. struct cgpu_info *avalon;
  94. struct avalon_info *info;
  95. uint64_t delay = 32000000; /* Default 32ms for B19200 */
  96. uint32_t nonce_range;
  97. int i;
  98. if (at->nonce_elf)
  99. nr_len = AVALON_WRITE_SIZE + 4 * at->asic_num;
  100. else
  101. nr_len = AVALON_WRITE_SIZE;
  102. memcpy(buf, at, AVALON_WRITE_SIZE);
  103. if (at->nonce_elf) {
  104. nonce_range = (uint32_t)0xffffffff / at->asic_num;
  105. for (i = 0; i < at->asic_num; i++) {
  106. buf[AVALON_WRITE_SIZE + (i * 4) + 3] =
  107. (i * nonce_range & 0xff000000) >> 24;
  108. buf[AVALON_WRITE_SIZE + (i * 4) + 2] =
  109. (i * nonce_range & 0x00ff0000) >> 16;
  110. buf[AVALON_WRITE_SIZE + (i * 4) + 1] =
  111. (i * nonce_range & 0x0000ff00) >> 8;
  112. buf[AVALON_WRITE_SIZE + (i * 4) + 0] =
  113. (i * nonce_range & 0x000000ff) >> 0;
  114. }
  115. }
  116. #if defined(__BIG_ENDIAN__) || defined(MIPSEB)
  117. uint8_t tt = 0;
  118. tt = (buf[0] & 0x0f) << 4;
  119. tt |= ((buf[0] & 0x10) ? (1 << 3) : 0);
  120. tt |= ((buf[0] & 0x20) ? (1 << 2) : 0);
  121. tt |= ((buf[0] & 0x40) ? (1 << 1) : 0);
  122. tt |= ((buf[0] & 0x80) ? (1 << 0) : 0);
  123. buf[0] = tt;
  124. buf[4] = rev8(buf[4]);
  125. #endif
  126. if (likely(thr)) {
  127. avalon = thr->cgpu;
  128. info = avalon_info[avalon->device_id];
  129. delay = nr_len * 10 * 1000000000ULL;
  130. delay = delay / info->baud;
  131. if (info->frequency == 256) {
  132. buf[4] = 0x07;
  133. buf[5] = 0x00;
  134. buf[6] = 0x03;
  135. buf[7] = 0x08;
  136. buf[8] = 0x74;
  137. buf[9] = 0x01;
  138. buf[10] = 0x00;
  139. buf[11] = 0x00;
  140. } else if (info->frequency == 270) {
  141. buf[4] = 0x07;
  142. buf[5] = 0x00;
  143. buf[6] = 0x73;
  144. buf[7] = 0x08;
  145. buf[8] = 0x74;
  146. buf[9] = 0x01;
  147. buf[10] = 0x00;
  148. buf[11] = 0x00;
  149. } else if (info->frequency == 282) {
  150. buf[4] = 0x07;
  151. buf[5] = 0x00;
  152. buf[6] = 0xd3;
  153. buf[7] = 0x08;
  154. buf[8] = 0x74;
  155. buf[9] = 0x01;
  156. buf[10] = 0x00;
  157. buf[11] = 0x00;
  158. } else if (info->frequency == 300) {
  159. buf[4] = 0x07;
  160. buf[5] = 0x00;
  161. buf[6] = 0x63;
  162. buf[7] = 0x09;
  163. buf[8] = 0x74;
  164. buf[9] = 0x01;
  165. buf[10] = 0x00;
  166. buf[11] = 0x00;
  167. }
  168. }
  169. if (at->reset)
  170. nr_len = 1;
  171. if (opt_debug) {
  172. applog(LOG_DEBUG, "Avalon: Sent(%d):", nr_len);
  173. hexdump((uint8_t *)buf, nr_len);
  174. }
  175. ret = write(fd, buf, nr_len);
  176. if (unlikely(ret != nr_len))
  177. return AVA_SEND_ERROR;
  178. p.tv_sec = 0;
  179. p.tv_nsec = (long)delay + 4000000;
  180. nanosleep(&p, NULL);
  181. applog(LOG_DEBUG, "Avalon: Sent: Buffer delay: %ld", p.tv_nsec);
  182. full = avalon_buffer_full(fd);
  183. applog(LOG_DEBUG, "Avalon: Sent: Buffer full: %s",
  184. ((full == AVA_BUFFER_FULL) ? "Yes" : "No"));
  185. if (unlikely(full == AVA_BUFFER_FULL))
  186. return AVA_SEND_BUFFER_FULL;
  187. return AVA_SEND_BUFFER_EMPTY;
  188. }
  189. static int avalon_gets(int fd, uint8_t *buf, int read_count,
  190. struct thr_info *thr, struct timeval *tv_finish)
  191. {
  192. ssize_t ret = 0;
  193. int rc = 0;
  194. int read_amount = AVALON_READ_SIZE;
  195. bool first = true;
  196. /* Read reply 1 byte at a time to get earliest tv_finish */
  197. while (true) {
  198. ret = read(fd, buf, 1);
  199. if (ret < 0)
  200. return AVA_GETS_ERROR;
  201. if (first && tv_finish != NULL)
  202. gettimeofday(tv_finish, NULL);
  203. if (ret >= read_amount)
  204. return AVA_GETS_OK;
  205. if (ret > 0) {
  206. buf += ret;
  207. read_amount -= ret;
  208. first = false;
  209. continue;
  210. }
  211. rc++;
  212. if (rc >= read_count) {
  213. if (opt_debug) {
  214. applog(LOG_WARNING,
  215. "Avalon: No data in %.2f seconds",
  216. (float)rc/(float)AVALON_TIME_FACTOR);
  217. }
  218. return AVA_GETS_TIMEOUT;
  219. }
  220. if (thr && thr->work_restart) {
  221. if (opt_debug) {
  222. applog(LOG_WARNING,
  223. "Avalon: Work restart at %.2f seconds",
  224. (float)(rc)/(float)AVALON_TIME_FACTOR);
  225. }
  226. return AVA_GETS_RESTART;
  227. }
  228. }
  229. }
  230. static int avalon_get_result(int fd, struct avalon_result *ar,
  231. struct thr_info *thr, struct timeval *tv_finish)
  232. {
  233. struct cgpu_info *avalon;
  234. struct avalon_info *info;
  235. uint8_t result[AVALON_READ_SIZE];
  236. int ret, read_count = AVALON_RESET_FAULT_DECISECONDS * AVALON_TIME_FACTOR;
  237. if (likely(thr)) {
  238. avalon = thr->cgpu;
  239. info = avalon_info[avalon->device_id];
  240. read_count = info->read_count;
  241. }
  242. memset(result, 0, AVALON_READ_SIZE);
  243. ret = avalon_gets(fd, result, read_count, thr, tv_finish);
  244. if (ret == AVA_GETS_OK) {
  245. if (opt_debug) {
  246. applog(LOG_DEBUG, "Avalon: get:");
  247. hexdump((uint8_t *)result, AVALON_READ_SIZE);
  248. }
  249. memcpy((uint8_t *)ar, result, AVALON_READ_SIZE);
  250. }
  251. return ret;
  252. }
  253. static int avalon_decode_nonce(struct thr_info *thr, struct work **work,
  254. struct avalon_result *ar, uint32_t *nonce)
  255. {
  256. struct cgpu_info *avalon;
  257. struct avalon_info *info;
  258. int avalon_get_work_count, i;
  259. if (unlikely(!work))
  260. return -1;
  261. avalon = thr->cgpu;
  262. info = avalon_info[avalon->device_id];
  263. avalon_get_work_count = info->miner_count;
  264. for (i = 0; i < avalon_get_work_count; i++) {
  265. if (work[i] &&
  266. !memcmp(ar->data, work[i]->data + 64, 12) &&
  267. !memcmp(ar->midstate, work[i]->midstate, 32))
  268. break;
  269. }
  270. if (i == avalon_get_work_count)
  271. return -1;
  272. ++info->matching_work[i];
  273. *nonce = ar->nonce;
  274. #if defined (__BIG_ENDIAN__) || defined(MIPSEB)
  275. *nonce = swab32(*nonce);
  276. #endif
  277. applog(LOG_DEBUG, "Avalon: match to work[%d](%p): %d",i, work[i],
  278. info->matching_work[i]);
  279. return i;
  280. }
  281. static int avalon_reset(int fd, struct avalon_result *ar)
  282. {
  283. struct avalon_task at;
  284. uint8_t *buf;
  285. int ret, i = 0;
  286. struct timespec p;
  287. avalon_init_task(&at, 1, 0,
  288. AVALON_DEFAULT_FAN_MAX_PWM,
  289. AVALON_DEFAULT_TIMEOUT,
  290. AVALON_DEFAULT_ASIC_NUM,
  291. AVALON_DEFAULT_MINER_NUM,
  292. 0);
  293. ret = avalon_send_task(fd, &at, NULL);
  294. if (ret == AVA_SEND_ERROR)
  295. return 1;
  296. avalon_get_result(fd, ar, NULL, NULL);
  297. buf = (uint8_t *)ar;
  298. if (buf[0] == 0xAA && buf[1] == 0x55 &&
  299. buf[2] == 0xAA && buf[3] == 0x55) {
  300. for (i = 4; i < 11; i++)
  301. if (buf[i] != 0)
  302. break;
  303. }
  304. if (i != 11) {
  305. applog(LOG_ERR, "Avalon: Reset failed! not a Avalon?"
  306. " (%d: %02x %02x %02x %02x)",
  307. i, buf[0], buf[1], buf[2], buf[3]);
  308. /* FIXME: return 1; */
  309. }
  310. p.tv_sec = 0;
  311. p.tv_nsec = AVALON_RESET_PITCH;
  312. nanosleep(&p, NULL);
  313. applog(LOG_WARNING, "Avalon: Reset succeeded");
  314. return 0;
  315. }
  316. static void get_options(int this_option_offset, int *baud, int *miner_count,
  317. int *asic_count, int *timeout, int *frequency)
  318. {
  319. char err_buf[BUFSIZ+1];
  320. char buf[BUFSIZ+1];
  321. char *ptr, *comma, *colon, *colon2, *colon3, *colon4;
  322. size_t max;
  323. int i, tmp;
  324. if (opt_avalon_options == NULL)
  325. buf[0] = '\0';
  326. else {
  327. ptr = opt_avalon_options;
  328. for (i = 0; i < this_option_offset; i++) {
  329. comma = strchr(ptr, ',');
  330. if (comma == NULL)
  331. break;
  332. ptr = comma + 1;
  333. }
  334. comma = strchr(ptr, ',');
  335. if (comma == NULL)
  336. max = strlen(ptr);
  337. else
  338. max = comma - ptr;
  339. if (max > BUFSIZ)
  340. max = BUFSIZ;
  341. strncpy(buf, ptr, max);
  342. buf[max] = '\0';
  343. }
  344. *baud = AVALON_IO_SPEED;
  345. *miner_count = AVALON_DEFAULT_MINER_NUM - 8;
  346. *asic_count = AVALON_DEFAULT_ASIC_NUM;
  347. *timeout = AVALON_DEFAULT_TIMEOUT;
  348. *frequency = AVALON_DEFAULT_FREQUENCY;
  349. if (!(*buf))
  350. return;
  351. colon = strchr(buf, ':');
  352. if (colon)
  353. *(colon++) = '\0';
  354. tmp = atoi(buf);
  355. switch (tmp) {
  356. case 115200:
  357. *baud = 115200;
  358. break;
  359. case 57600:
  360. *baud = 57600;
  361. break;
  362. case 38400:
  363. *baud = 38400;
  364. break;
  365. case 19200:
  366. *baud = 19200;
  367. break;
  368. default:
  369. sprintf(err_buf,
  370. "Invalid avalon-options for baud (%s) "
  371. "must be 115200, 57600, 38400 or 19200", buf);
  372. quit(1, err_buf);
  373. }
  374. if (colon && *colon) {
  375. colon2 = strchr(colon, ':');
  376. if (colon2)
  377. *(colon2++) = '\0';
  378. if (*colon) {
  379. tmp = atoi(colon);
  380. if (tmp > 0 && tmp <= AVALON_DEFAULT_MINER_NUM) {
  381. *miner_count = tmp;
  382. } else {
  383. sprintf(err_buf,
  384. "Invalid avalon-options for "
  385. "miner_count (%s) must be 1 ~ %d",
  386. colon, AVALON_DEFAULT_MINER_NUM);
  387. quit(1, err_buf);
  388. }
  389. }
  390. if (colon2 && *colon2) {
  391. colon3 = strchr(colon2, ':');
  392. if (colon3)
  393. *(colon3++) = '\0';
  394. tmp = atoi(colon2);
  395. if (tmp > 0 && tmp <= AVALON_DEFAULT_ASIC_NUM)
  396. *asic_count = tmp;
  397. else {
  398. sprintf(err_buf,
  399. "Invalid avalon-options for "
  400. "asic_count (%s) must be 1 ~ %d",
  401. colon2, AVALON_DEFAULT_ASIC_NUM);
  402. quit(1, err_buf);
  403. }
  404. if (colon3 && *colon3) {
  405. colon4 = strchr(colon3, ':');
  406. if (colon4)
  407. *(colon4++) = '\0';
  408. tmp = atoi(colon3);
  409. if (tmp > 0 && tmp <= 0xff)
  410. *timeout = tmp;
  411. else {
  412. sprintf(err_buf,
  413. "Invalid avalon-options for "
  414. "timeout (%s) must be 1 ~ %d",
  415. colon3, 0xff);
  416. quit(1, err_buf);
  417. }
  418. if (colon4 && *colon4) {
  419. tmp = atoi(colon4);
  420. switch (tmp) {
  421. case 256:
  422. case 270:
  423. case 282:
  424. case 300:
  425. *frequency = tmp;
  426. break;
  427. default:
  428. sprintf(err_buf,
  429. "Invalid avalon-options for "
  430. "frequency must be 256/270/282/300");
  431. quit(1, err_buf);
  432. }
  433. }
  434. }
  435. }
  436. }
  437. }
  438. static bool avalon_detect_one(const char *devpath)
  439. {
  440. struct avalon_info *info;
  441. struct avalon_result ar;
  442. int fd, ret;
  443. int baud, miner_count, asic_count, timeout, frequency = 0;
  444. int this_option_offset = ++option_offset;
  445. get_options(this_option_offset, &baud, &miner_count, &asic_count,
  446. &timeout, &frequency);
  447. applog(LOG_DEBUG, "Avalon Detect: Attempting to open %s "
  448. "(baud=%d miner_count=%d asic_count=%d timeout=%d frequency=%d)",
  449. devpath, baud, miner_count, asic_count, timeout, frequency);
  450. fd = avalon_open2(devpath, baud, true);
  451. if (unlikely(fd == -1)) {
  452. applog(LOG_ERR, "Avalon Detect: Failed to open %s", devpath);
  453. return false;
  454. }
  455. ret = avalon_reset(fd, &ar);
  456. avalon_close(fd);
  457. if (ret) {
  458. ; /* FIXME: I think IT IS avalon and wait on reset; return false; */
  459. }
  460. /* We have a real Avalon! */
  461. struct cgpu_info *avalon;
  462. avalon = calloc(1, sizeof(struct cgpu_info));
  463. avalon->api = &avalon_api;
  464. avalon->device_path = strdup(devpath);
  465. avalon->device_fd = -1;
  466. avalon->threads = AVALON_MINER_THREADS;
  467. add_cgpu(avalon);
  468. avalon_info = realloc(avalon_info,
  469. sizeof(struct avalon_info *) *
  470. (total_devices + 1));
  471. applog(LOG_INFO, "Avalon Detect: Found at %s, mark as %d",
  472. devpath, avalon->device_id);
  473. avalon_info[avalon->device_id] = (struct avalon_info *)
  474. malloc(sizeof(struct avalon_info));
  475. if (unlikely(!(avalon_info[avalon->device_id])))
  476. quit(1, "Failed to malloc avalon_info");
  477. info = avalon_info[avalon->device_id];
  478. memset(info, 0, sizeof(struct avalon_info));
  479. info->baud = baud;
  480. info->miner_count = miner_count;
  481. info->asic_count = asic_count;
  482. info->timeout = timeout;
  483. info->read_count = ((float)info->timeout * AVALON_HASH_TIME_FACTOR *
  484. AVALON_TIME_FACTOR) / (float)info->miner_count;
  485. info->fan_pwm = AVALON_DEFAULT_FAN_MIN_PWM;
  486. info->temp_max = 0;
  487. /* This is for check the temp/fan every 3~4s */
  488. info->temp_history_count = (4 / (float)((float)info->timeout * ((float)1.67/0x32))) + 1;
  489. if (info->temp_history_count <= 0)
  490. info->temp_history_count = 1;
  491. info->temp_history_index = 0;
  492. info->temp_sum = 0;
  493. info->temp_old = 0;
  494. info->frequency = frequency;
  495. return true;
  496. }
  497. static inline void avalon_detect()
  498. {
  499. serial_detect(&avalon_api, avalon_detect_one);
  500. }
  501. static void avalon_init(struct cgpu_info *avalon)
  502. {
  503. struct avalon_result ar;
  504. int fd, ret;
  505. avalon->device_fd = -1;
  506. fd = avalon_open(avalon->device_path,
  507. avalon_info[avalon->device_id]->baud);
  508. if (unlikely(fd == -1)) {
  509. applog(LOG_ERR, "Avalon: Failed to open on %s",
  510. avalon->device_path);
  511. return;
  512. }
  513. ret = avalon_reset(fd, &ar);
  514. if (ret) {
  515. avalon_close(fd);
  516. return;
  517. }
  518. avalon->device_fd = fd;
  519. applog(LOG_INFO, "Avalon: Opened on %s", avalon->device_path);
  520. return;
  521. }
  522. static bool avalon_prepare(struct thr_info *thr)
  523. {
  524. struct cgpu_info *avalon = thr->cgpu;
  525. struct timeval now;
  526. avalon_init(avalon);
  527. if (avalon->device_fd == -1)
  528. return false;
  529. gettimeofday(&now, NULL);
  530. get_datestamp(avalon->init, &now);
  531. return true;
  532. }
  533. static void avalon_free_work(struct thr_info *thr, struct work **work)
  534. {
  535. struct cgpu_info *avalon;
  536. struct avalon_info *info;
  537. int i;
  538. if (unlikely(!work))
  539. return;
  540. avalon = thr->cgpu;
  541. info = avalon_info[avalon->device_id];
  542. for (i = 0; i < info->miner_count; i++)
  543. if (likely(work[i])) {
  544. free_work(work[i]);
  545. work[i] = NULL;
  546. }
  547. }
  548. static void do_avalon_close(struct thr_info *thr)
  549. {
  550. struct cgpu_info *avalon = thr->cgpu;
  551. struct avalon_info *info = avalon_info[avalon->device_id];
  552. avalon_close(avalon->device_fd);
  553. avalon->device_fd = -1;
  554. info->no_matching_work = 0;
  555. avalon_free_work(thr, info->bulk0);
  556. avalon_free_work(thr, info->bulk1);
  557. avalon_free_work(thr, info->bulk2);
  558. avalon_free_work(thr, info->bulk3);
  559. }
  560. static inline void record_temp_fan(struct avalon_info *info, struct avalon_result *ar, float *temp_avg)
  561. {
  562. int max;
  563. info->fan0 = ar->fan0 * AVALON_FAN_FACTOR;
  564. info->fan1 = ar->fan1 * AVALON_FAN_FACTOR;
  565. info->fan2 = ar->fan2 * AVALON_FAN_FACTOR;
  566. info->temp0 = ar->temp0;
  567. info->temp1 = ar->temp1;
  568. info->temp2 = ar->temp2;
  569. if (ar->temp0 & 0x80) {
  570. ar->temp0 &= 0x7f;
  571. info->temp0 = 0 - ((~ar->temp0 & 0x7f) + 1);
  572. }
  573. if (ar->temp1 & 0x80) {
  574. ar->temp1 &= 0x7f;
  575. info->temp1 = 0 - ((~ar->temp1 & 0x7f) + 1);
  576. }
  577. if (ar->temp2 & 0x80) {
  578. ar->temp2 &= 0x7f;
  579. info->temp2 = 0 - ((~ar->temp2 & 0x7f) + 1);
  580. }
  581. *temp_avg = info->temp2;
  582. max = info->temp_max;
  583. if (info->temp0 > max)
  584. max = info->temp0;
  585. if (info->temp1 > max)
  586. max = info->temp1;
  587. if (info->temp2 > max)
  588. max = info->temp2;
  589. if (max >= 100) { /* FIXME: fix the root cause on fpga controller firmware */
  590. if (opt_debug) {
  591. applog(LOG_DEBUG, "Avalon: temp_max: %d", max);
  592. hexdump((uint8_t *)ar, AVALON_READ_SIZE);
  593. }
  594. return;
  595. }
  596. info->temp_max = max;
  597. }
  598. static inline void adjust_fan(struct avalon_info *info)
  599. {
  600. int temp_new;
  601. temp_new = info->temp_sum / info->temp_history_count;
  602. if (temp_new < 35) {
  603. info->fan_pwm = AVALON_DEFAULT_FAN_MIN_PWM;
  604. info->temp_old = temp_new;
  605. } else if (temp_new > 55) {
  606. info->fan_pwm = AVALON_DEFAULT_FAN_MAX_PWM;
  607. info->temp_old = temp_new;
  608. } else if (abs(temp_new - info->temp_old) >= 2) {
  609. info->fan_pwm = AVALON_DEFAULT_FAN_MIN_PWM + (temp_new - 35) * 6.4;
  610. info->temp_old = temp_new;
  611. }
  612. }
  613. static int64_t avalon_scanhash(struct thr_info *thr, struct work **work,
  614. __maybe_unused int64_t max_nonce)
  615. {
  616. struct cgpu_info *avalon;
  617. int fd, ret, full;
  618. struct avalon_info *info;
  619. struct avalon_task at;
  620. struct avalon_result ar;
  621. int i, work_i0, work_i1, work_i2, work_i3;
  622. int avalon_get_work_count;
  623. struct timeval tv_start, tv_finish, elapsed;
  624. uint32_t nonce;
  625. int64_t hash_count;
  626. static int first_try = 0;
  627. avalon = thr->cgpu;
  628. info = avalon_info[avalon->device_id];
  629. avalon_get_work_count = info->miner_count;
  630. if (unlikely(avalon->device_fd == -1))
  631. if (!avalon_prepare(thr)) {
  632. applog(LOG_ERR, "AVA%i: Comms error(open)",
  633. avalon->device_id);
  634. dev_error(avalon, REASON_DEV_COMMS_ERROR);
  635. /* fail the device if the reopen attempt fails */
  636. return -1;
  637. }
  638. fd = avalon->device_fd;
  639. #ifndef WIN32
  640. tcflush(fd, TCOFLUSH);
  641. #endif
  642. for (i = 0; i < avalon_get_work_count; i++) {
  643. info->bulk0[i] = info->bulk1[i];
  644. info->bulk1[i] = info->bulk2[i];
  645. info->bulk2[i] = info->bulk3[i];
  646. info->bulk3[i] = work[i];
  647. applog(LOG_DEBUG, "Avalon: bulk0/1/2 buffer [%d]: %p, %p, %p, %p",
  648. i, info->bulk0[i], info->bulk1[i], info->bulk2[i], info->bulk3[i]);
  649. }
  650. i = 0;
  651. while (true) {
  652. avalon_init_task(&at, 0, 0, info->fan_pwm,
  653. info->timeout, info->asic_count,
  654. info->miner_count, 1);
  655. avalon_create_task(&at, work[i]);
  656. ret = avalon_send_task(fd, &at, thr);
  657. if (unlikely(ret == AVA_SEND_ERROR ||
  658. (ret == AVA_SEND_BUFFER_EMPTY &&
  659. (i + 1 == avalon_get_work_count) &&
  660. first_try))) {
  661. avalon_free_work(thr, info->bulk0);
  662. avalon_free_work(thr, info->bulk1);
  663. avalon_free_work(thr, info->bulk2);
  664. avalon_free_work(thr, info->bulk3);
  665. do_avalon_close(thr);
  666. applog(LOG_ERR, "AVA%i: Comms error(buffer)",
  667. avalon->device_id);
  668. dev_error(avalon, REASON_DEV_COMMS_ERROR);
  669. first_try = 0;
  670. sleep(1);
  671. return 0; /* This should never happen */
  672. }
  673. if (ret == AVA_SEND_BUFFER_EMPTY && (i + 1 == avalon_get_work_count)) {
  674. first_try = 1;
  675. return 0xffffffff;
  676. }
  677. work[i]->blk.nonce = 0xffffffff;
  678. if (ret == AVA_SEND_BUFFER_FULL)
  679. break;
  680. i++;
  681. }
  682. if (unlikely(first_try))
  683. first_try = 0;
  684. elapsed.tv_sec = elapsed.tv_usec = 0;
  685. gettimeofday(&tv_start, NULL);
  686. hash_count = 0;
  687. while (true) {
  688. work_i0 = work_i1 = work_i2 = work_i3 = -1;
  689. full = avalon_buffer_full(fd);
  690. applog(LOG_DEBUG, "Avalon: Buffer full: %s",
  691. ((full == AVA_BUFFER_FULL) ? "Yes" : "No"));
  692. if (unlikely(full == AVA_BUFFER_EMPTY))
  693. break;
  694. ret = avalon_get_result(fd, &ar, thr, &tv_finish);
  695. if (unlikely(ret == AVA_GETS_ERROR)) {
  696. avalon_free_work(thr, info->bulk0);
  697. avalon_free_work(thr, info->bulk1);
  698. avalon_free_work(thr, info->bulk2);
  699. avalon_free_work(thr, info->bulk3);
  700. do_avalon_close(thr);
  701. applog(LOG_ERR,
  702. "AVA%i: Comms error(read)", avalon->device_id);
  703. dev_error(avalon, REASON_DEV_COMMS_ERROR);
  704. return 0;
  705. }
  706. if (unlikely(ret == AVA_GETS_TIMEOUT)) {
  707. timersub(&tv_finish, &tv_start, &elapsed);
  708. applog(LOG_DEBUG, "Avalon: no nonce in (%ld.%06lds)",
  709. elapsed.tv_sec, elapsed.tv_usec);
  710. continue;
  711. }
  712. if (unlikely(ret == AVA_GETS_RESTART)) {
  713. avalon_free_work(thr, info->bulk0);
  714. avalon_free_work(thr, info->bulk1);
  715. avalon_free_work(thr, info->bulk2);
  716. avalon_free_work(thr, info->bulk3);
  717. continue;
  718. }
  719. record_temp_fan(info, &ar, &(avalon->temp));
  720. work_i0 = avalon_decode_nonce(thr, info->bulk0, &ar, &nonce);
  721. work_i1 = avalon_decode_nonce(thr, info->bulk1, &ar, &nonce);
  722. work_i2 = avalon_decode_nonce(thr, info->bulk2, &ar, &nonce);
  723. work_i3 = avalon_decode_nonce(thr, info->bulk3, &ar, &nonce);
  724. if ((work_i0 < 0) && (work_i1 < 0) && (work_i2 < 0) && (work_i3 < 0)) {
  725. if (opt_debug) {
  726. timersub(&tv_finish, &tv_start, &elapsed);
  727. applog(LOG_DEBUG,"Avalon: no matching work: %d"
  728. " (%ld.%06lds)", ++info->no_matching_work,
  729. elapsed.tv_sec, elapsed.tv_usec);
  730. }
  731. continue;
  732. }
  733. if (work_i0 >= 0)
  734. submit_nonce(thr, info->bulk0[work_i0], nonce);
  735. if (work_i1 >= 0)
  736. submit_nonce(thr, info->bulk1[work_i1], nonce);
  737. if (work_i2 >= 0)
  738. submit_nonce(thr, info->bulk2[work_i2], nonce);
  739. if (work_i3 >= 0)
  740. submit_nonce(thr, info->bulk3[work_i3], nonce);
  741. hash_count += nonce;
  742. if (opt_debug) {
  743. timersub(&tv_finish, &tv_start, &elapsed);
  744. applog(LOG_DEBUG,
  745. "Avalon: nonce = 0x%08x = 0x%08llx hashes "
  746. "(%ld.%06lds)", nonce, hash_count,
  747. elapsed.tv_sec, elapsed.tv_usec);
  748. }
  749. }
  750. avalon_free_work(thr, info->bulk0);
  751. applog(LOG_WARNING,
  752. "Avalon: Fan1: %d/m, Fan2: %d/m, Fan3: %d/m\t"
  753. "Temp1: %dC, Temp2: %dC, Temp3: %dC, TempMAX: %dC",
  754. info->fan0, info->fan1, info->fan2,
  755. info->temp0, info->temp1, info->temp2, info->temp_max);
  756. info->temp_history_index++;
  757. info->temp_sum += info->temp2;
  758. applog(LOG_DEBUG, "Avalon: temp_index: %d, temp_count: %d, temp_old: %d",
  759. info->temp_history_index, info->temp_history_count, info->temp_old);
  760. if (info->temp_history_index == info->temp_history_count) {
  761. adjust_fan(info);
  762. info->temp_history_index = 0;
  763. info->temp_sum = 0;
  764. }
  765. /*
  766. * FIXME: Each work split to 10 pieces, each piece send to a
  767. * asic(256MHs). one work can be mulit-nonce back. it is not
  768. * easy calculate correct hash on such situation. so I simplely
  769. * add each nonce to hash_count. base on Utility/m hash_count*2
  770. * give a very good result.
  771. *
  772. * Any patch will be great.
  773. */
  774. return (hash_count * 2);
  775. }
  776. static struct api_data *avalon_api_stats(struct cgpu_info *cgpu)
  777. {
  778. struct api_data *root = NULL;
  779. struct avalon_info *info = avalon_info[cgpu->device_id];
  780. root = api_add_int(root, "baud", &(info->baud), false);
  781. root = api_add_int(root, "miner_count", &(info->miner_count),false);
  782. root = api_add_int(root, "asic_count", &(info->asic_count), false);
  783. root = api_add_int(root, "read_count", &(info->read_count), false);
  784. root = api_add_int(root, "timeout", &(info->timeout), false);
  785. root = api_add_int(root, "frequency", &(info->frequency), false);
  786. root = api_add_int(root, "fan1", &(info->fan0), false);
  787. root = api_add_int(root, "fan2", &(info->fan1), false);
  788. root = api_add_int(root, "fan3", &(info->fan2), false);
  789. root = api_add_int(root, "temp1", &(info->temp0), false);
  790. root = api_add_int(root, "temp2", &(info->temp1), false);
  791. root = api_add_int(root, "temp3", &(info->temp2), false);
  792. root = api_add_int(root, "temp_max", &(info->temp_max), false);
  793. root = api_add_int(root, "no_matching_work", &(info->no_matching_work), false);
  794. root = api_add_int(root, "matching_work_count1", &(info->matching_work[0]), false);
  795. root = api_add_int(root, "matching_work_count2", &(info->matching_work[1]), false);
  796. root = api_add_int(root, "matching_work_count3", &(info->matching_work[2]), false);
  797. root = api_add_int(root, "matching_work_count4", &(info->matching_work[3]), false);
  798. root = api_add_int(root, "matching_work_count5", &(info->matching_work[4]), false);
  799. root = api_add_int(root, "matching_work_count6", &(info->matching_work[5]), false);
  800. root = api_add_int(root, "matching_work_count7", &(info->matching_work[6]), false);
  801. root = api_add_int(root, "matching_work_count8", &(info->matching_work[7]), false);
  802. root = api_add_int(root, "matching_work_count9", &(info->matching_work[8]), false);
  803. root = api_add_int(root, "matching_work_count10", &(info->matching_work[9]), false);
  804. root = api_add_int(root, "matching_work_count11", &(info->matching_work[10]), false);
  805. root = api_add_int(root, "matching_work_count12", &(info->matching_work[11]), false);
  806. root = api_add_int(root, "matching_work_count13", &(info->matching_work[12]), false);
  807. root = api_add_int(root, "matching_work_count14", &(info->matching_work[13]), false);
  808. root = api_add_int(root, "matching_work_count15", &(info->matching_work[14]), false);
  809. root = api_add_int(root, "matching_work_count16", &(info->matching_work[15]), false);
  810. root = api_add_int(root, "matching_work_count17", &(info->matching_work[16]), false);
  811. root = api_add_int(root, "matching_work_count18", &(info->matching_work[17]), false);
  812. root = api_add_int(root, "matching_work_count19", &(info->matching_work[18]), false);
  813. root = api_add_int(root, "matching_work_count20", &(info->matching_work[19]), false);
  814. root = api_add_int(root, "matching_work_count21", &(info->matching_work[20]), false);
  815. root = api_add_int(root, "matching_work_count22", &(info->matching_work[21]), false);
  816. root = api_add_int(root, "matching_work_count23", &(info->matching_work[22]), false);
  817. root = api_add_int(root, "matching_work_count24", &(info->matching_work[23]), false);
  818. return root;
  819. }
  820. static void avalon_shutdown(struct thr_info *thr)
  821. {
  822. do_avalon_close(thr);
  823. }
  824. struct device_api avalon_api = {
  825. .dname = "avalon",
  826. .name = "AVA",
  827. .api_detect = avalon_detect,
  828. .thread_prepare = avalon_prepare,
  829. .scanhash_queue = avalon_scanhash,
  830. .get_api_stats = avalon_api_stats,
  831. .reinit_device = avalon_init,
  832. .thread_shutdown = avalon_shutdown,
  833. };