driver-icarus.c 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350
  1. /*
  2. * Copyright 2012-2013 Luke Dashjr
  3. * Copyright 2012 Xiangfu
  4. * Copyright 2012 Andrew Smith
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the Free
  8. * Software Foundation; either version 3 of the License, or (at your option)
  9. * any later version. See COPYING for more details.
  10. */
  11. /*
  12. * Those code should be works fine with V2 and V3 bitstream of Icarus.
  13. * Operation:
  14. * No detection implement.
  15. * Input: 64B = 32B midstate + 20B fill bytes + last 12 bytes of block head.
  16. * Return: send back 32bits immediately when Icarus found a valid nonce.
  17. * no query protocol implemented here, if no data send back in ~11.3
  18. * seconds (full cover time on 32bit nonce range by 380MH/s speed)
  19. * just send another work.
  20. * Notice:
  21. * 1. Icarus will start calculate when you push a work to them, even they
  22. * are busy.
  23. * 2. The 2 FPGAs on Icarus will distribute the job, one will calculate the
  24. * 0 ~ 7FFFFFFF, another one will cover the 80000000 ~ FFFFFFFF.
  25. * 3. It's possible for 2 FPGAs both find valid nonce in the meantime, the 2
  26. * valid nonce will all be send back.
  27. * 4. Icarus will stop work when: a valid nonce has been found or 32 bits
  28. * nonce range is completely calculated.
  29. */
  30. #include "config.h"
  31. #include "miner.h"
  32. #include <limits.h>
  33. #include <pthread.h>
  34. #include <stdbool.h>
  35. #include <stdint.h>
  36. #include <stdio.h>
  37. #include <sys/time.h>
  38. #include <sys/types.h>
  39. #include <dirent.h>
  40. #include <unistd.h>
  41. #ifndef WIN32
  42. #include <termios.h>
  43. #include <sys/stat.h>
  44. #include <fcntl.h>
  45. #ifndef O_CLOEXEC
  46. #define O_CLOEXEC 0
  47. #endif
  48. #else
  49. #include <windows.h>
  50. #include <io.h>
  51. #endif
  52. #ifdef HAVE_SYS_EPOLL_H
  53. #include <sys/epoll.h>
  54. #define HAVE_EPOLL
  55. #endif
  56. #include "compat.h"
  57. #include "dynclock.h"
  58. #include "icarus-common.h"
  59. #include "lowl-vcom.h"
  60. // The serial I/O speed - Linux uses a define 'B115200' in bits/termios.h
  61. #define ICARUS_IO_SPEED 115200
  62. // The number of bytes in a nonce (always 4)
  63. // This is NOT the read-size for the Icarus driver
  64. // That is defined in ICARUS_INFO->read_size
  65. #define ICARUS_NONCE_SIZE 4
  66. #define ASSERT1(condition) __maybe_unused static char sizeof_uint32_t_must_be_4[(condition)?1:-1]
  67. ASSERT1(sizeof(uint32_t) == 4);
  68. #define ICARUS_READ_TIME(baud, read_size) ((double)read_size * (double)8.0 / (double)(baud))
  69. // Defined in deciseconds
  70. // There's no need to have this bigger, since the overhead/latency of extra work
  71. // is pretty small once you get beyond a 10s nonce range time and 10s also
  72. // means that nothing slower than 429MH/s can go idle so most icarus devices
  73. // will always mine without idling
  74. #define ICARUS_READ_COUNT_LIMIT_MAX 100
  75. // In timing mode: Default starting value until an estimate can be obtained
  76. // 5 seconds allows for up to a ~840MH/s device
  77. #define ICARUS_READ_COUNT_TIMING (5 * TIME_FACTOR)
  78. // For a standard Icarus REV3
  79. #define ICARUS_REV3_HASH_TIME 0.00000000264083
  80. // Icarus Rev3 doesn't send a completion message when it finishes
  81. // the full nonce range, so to avoid being idle we must abort the
  82. // work (by starting a new work) shortly before it finishes
  83. //
  84. // Thus we need to estimate 2 things:
  85. // 1) How many hashes were done if the work was aborted
  86. // 2) How high can the timeout be before the Icarus is idle,
  87. // to minimise the number of work started
  88. // We set 2) to 'the calculated estimate' - 1
  89. // to ensure the estimate ends before idle
  90. //
  91. // The simple calculation used is:
  92. // Tn = Total time in seconds to calculate n hashes
  93. // Hs = seconds per hash
  94. // Xn = number of hashes
  95. // W = code overhead per work
  96. //
  97. // Rough but reasonable estimate:
  98. // Tn = Hs * Xn + W (of the form y = mx + b)
  99. //
  100. // Thus:
  101. // Line of best fit (using least squares)
  102. //
  103. // Hs = (n*Sum(XiTi)-Sum(Xi)*Sum(Ti))/(n*Sum(Xi^2)-Sum(Xi)^2)
  104. // W = Sum(Ti)/n - (Hs*Sum(Xi))/n
  105. //
  106. // N.B. W is less when aborting work since we aren't waiting for the reply
  107. // to be transferred back (ICARUS_READ_TIME)
  108. // Calculating the hashes aborted at n seconds is thus just n/Hs
  109. // (though this is still a slight overestimate due to code delays)
  110. //
  111. // Both below must be exceeded to complete a set of data
  112. // Minimum how long after the first, the last data point must be
  113. #define HISTORY_SEC 60
  114. // Minimum how many points a single ICARUS_HISTORY should have
  115. #define MIN_DATA_COUNT 5
  116. // The value above used is doubled each history until it exceeds:
  117. #define MAX_MIN_DATA_COUNT 100
  118. #if (TIME_FACTOR != 10)
  119. #error TIME_FACTOR must be 10
  120. #endif
  121. static struct timeval history_sec = { HISTORY_SEC, 0 };
  122. static const char *MODE_DEFAULT_STR = "default";
  123. static const char *MODE_SHORT_STR = "short";
  124. static const char *MODE_SHORT_STREQ = "short=";
  125. static const char *MODE_LONG_STR = "long";
  126. static const char *MODE_LONG_STREQ = "long=";
  127. static const char *MODE_VALUE_STR = "value";
  128. static const char *MODE_UNKNOWN_STR = "unknown";
  129. #define END_CONDITION 0x0000ffff
  130. #define DEFAULT_DETECT_THRESHOLD 1
  131. static int option_offset = -1;
  132. BFG_REGISTER_DRIVER(icarus_drv)
  133. extern const struct bfg_set_device_definition icarus_set_device_funcs[];
  134. extern void convert_icarus_to_cairnsmore(struct cgpu_info *);
  135. static void rev(unsigned char *s, size_t l)
  136. {
  137. size_t i, j;
  138. unsigned char t;
  139. for (i = 0, j = l - 1; i < j; i++, j--) {
  140. t = s[i];
  141. s[i] = s[j];
  142. s[j] = t;
  143. }
  144. }
  145. #define icarus_open2(devpath, baud, purge) serial_open(devpath, baud, ICARUS_READ_FAULT_DECISECONDS, purge)
  146. #define icarus_open(devpath, baud) icarus_open2(devpath, baud, false)
  147. int icarus_gets(unsigned char *buf, int fd, struct timeval *tv_finish, struct thr_info *thr, int read_count, int read_size)
  148. {
  149. ssize_t ret = 0;
  150. int rc = 0;
  151. int epollfd = -1;
  152. int epoll_timeout = ICARUS_READ_FAULT_DECISECONDS * 100;
  153. int read_amount = read_size;
  154. bool first = true;
  155. #ifdef HAVE_EPOLL
  156. struct epoll_event ev = {
  157. .events = EPOLLIN,
  158. .data.fd = fd,
  159. };
  160. struct epoll_event evr[2];
  161. if (thr && thr->work_restart_notifier[1] != -1) {
  162. epollfd = epoll_create(2);
  163. if (epollfd != -1) {
  164. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, fd, &ev)) {
  165. close(epollfd);
  166. epollfd = -1;
  167. }
  168. {
  169. ev.data.fd = thr->work_restart_notifier[0];
  170. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, thr->work_restart_notifier[0], &ev))
  171. applog(LOG_ERR, "Icarus: Error adding work restart fd to epoll");
  172. else
  173. {
  174. epoll_timeout *= read_count;
  175. read_count = 1;
  176. }
  177. }
  178. }
  179. else
  180. applog(LOG_ERR, "Icarus: Error creating epoll");
  181. }
  182. #endif
  183. // Read reply 1 byte at a time to get earliest tv_finish
  184. while (true) {
  185. #ifdef HAVE_EPOLL
  186. if (epollfd != -1 && (ret = epoll_wait(epollfd, evr, 2, epoll_timeout)) != -1)
  187. {
  188. if (ret == 1 && evr[0].data.fd == fd)
  189. ret = read(fd, buf, 1);
  190. else
  191. {
  192. if (ret)
  193. notifier_read(thr->work_restart_notifier);
  194. ret = 0;
  195. }
  196. }
  197. else
  198. #endif
  199. ret = read(fd, buf, 1);
  200. if (ret < 0)
  201. return ICA_GETS_ERROR;
  202. if (first)
  203. cgtime(tv_finish);
  204. if (ret >= read_amount)
  205. {
  206. if (epollfd != -1)
  207. close(epollfd);
  208. return ICA_GETS_OK;
  209. }
  210. if (ret > 0) {
  211. buf += ret;
  212. read_amount -= ret;
  213. first = false;
  214. continue;
  215. }
  216. if (thr && thr->work_restart) {
  217. if (epollfd != -1)
  218. close(epollfd);
  219. applog(LOG_DEBUG, "Icarus Read: Interrupted by work restart");
  220. return ICA_GETS_RESTART;
  221. }
  222. rc++;
  223. if (rc >= read_count) {
  224. if (epollfd != -1)
  225. close(epollfd);
  226. applog(LOG_DEBUG, "Icarus Read: No data in %.2f seconds",
  227. (float)rc * epoll_timeout / 1000.);
  228. return ICA_GETS_TIMEOUT;
  229. }
  230. }
  231. }
  232. int icarus_write(int fd, const void *buf, size_t bufLen)
  233. {
  234. size_t ret;
  235. if (unlikely(fd == -1))
  236. return 1;
  237. ret = write(fd, buf, bufLen);
  238. if (unlikely(ret != bufLen))
  239. return 1;
  240. return 0;
  241. }
  242. #define icarus_close(fd) serial_close(fd)
  243. static void do_icarus_close(struct thr_info *thr)
  244. {
  245. struct cgpu_info *icarus = thr->cgpu;
  246. const int fd = icarus->device_fd;
  247. if (fd == -1)
  248. return;
  249. icarus_close(fd);
  250. icarus->device_fd = -1;
  251. }
  252. static const char *timing_mode_str(enum timing_mode timing_mode)
  253. {
  254. switch(timing_mode) {
  255. case MODE_DEFAULT:
  256. return MODE_DEFAULT_STR;
  257. case MODE_SHORT:
  258. return MODE_SHORT_STR;
  259. case MODE_LONG:
  260. return MODE_LONG_STR;
  261. case MODE_VALUE:
  262. return MODE_VALUE_STR;
  263. default:
  264. return MODE_UNKNOWN_STR;
  265. }
  266. }
  267. static void set_timing_mode(int this_option_offset, struct cgpu_info *icarus)
  268. {
  269. struct ICARUS_INFO *info = icarus->device_data;
  270. double Hs;
  271. char buf[BUFSIZ+1];
  272. char *ptr, *comma, *eq;
  273. size_t max;
  274. int i;
  275. if (opt_icarus_timing == NULL)
  276. buf[0] = '\0';
  277. else {
  278. ptr = opt_icarus_timing;
  279. for (i = 0; i < this_option_offset; i++) {
  280. comma = strchr(ptr, ',');
  281. if (comma == NULL)
  282. break;
  283. ptr = comma + 1;
  284. }
  285. comma = strchr(ptr, ',');
  286. if (comma == NULL)
  287. max = strlen(ptr);
  288. else
  289. max = comma - ptr;
  290. if (max > BUFSIZ)
  291. max = BUFSIZ;
  292. strncpy(buf, ptr, max);
  293. buf[max] = '\0';
  294. }
  295. info->read_count = 0;
  296. info->read_count_limit = 0; // 0 = no limit
  297. if (strcasecmp(buf, MODE_SHORT_STR) == 0) {
  298. // short
  299. info->read_count = ICARUS_READ_COUNT_TIMING;
  300. info->timing_mode = MODE_SHORT;
  301. info->do_icarus_timing = true;
  302. } else if (strncasecmp(buf, MODE_SHORT_STREQ, strlen(MODE_SHORT_STREQ)) == 0) {
  303. // short=limit
  304. info->read_count = ICARUS_READ_COUNT_TIMING;
  305. info->timing_mode = MODE_SHORT;
  306. info->do_icarus_timing = true;
  307. info->read_count_limit = atoi(&buf[strlen(MODE_SHORT_STREQ)]);
  308. if (info->read_count_limit < 0)
  309. info->read_count_limit = 0;
  310. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  311. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  312. } else if (strcasecmp(buf, MODE_LONG_STR) == 0) {
  313. // long
  314. info->read_count = ICARUS_READ_COUNT_TIMING;
  315. info->timing_mode = MODE_LONG;
  316. info->do_icarus_timing = true;
  317. } else if (strncasecmp(buf, MODE_LONG_STREQ, strlen(MODE_LONG_STREQ)) == 0) {
  318. // long=limit
  319. info->read_count = ICARUS_READ_COUNT_TIMING;
  320. info->timing_mode = MODE_LONG;
  321. info->do_icarus_timing = true;
  322. info->read_count_limit = atoi(&buf[strlen(MODE_LONG_STREQ)]);
  323. if (info->read_count_limit < 0)
  324. info->read_count_limit = 0;
  325. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  326. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  327. } else if ((Hs = atof(buf)) != 0) {
  328. // ns[=read_count]
  329. info->Hs = Hs / NANOSEC;
  330. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  331. if ((eq = strchr(buf, '=')) != NULL)
  332. info->read_count = atoi(eq+1);
  333. if (info->read_count < 1)
  334. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  335. if (unlikely(info->read_count < 1))
  336. info->read_count = 1;
  337. info->timing_mode = MODE_VALUE;
  338. info->do_icarus_timing = false;
  339. } else {
  340. // Anything else in buf just uses DEFAULT mode
  341. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  342. if ((eq = strchr(buf, '=')) != NULL)
  343. info->read_count = atoi(eq+1);
  344. int def_read_count = ICARUS_READ_COUNT_TIMING;
  345. if (info->timing_mode == MODE_DEFAULT) {
  346. if (icarus->drv == &icarus_drv) {
  347. info->do_default_detection = 0x10;
  348. } else {
  349. def_read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  350. }
  351. info->do_icarus_timing = false;
  352. }
  353. if (info->read_count < 1)
  354. info->read_count = def_read_count;
  355. }
  356. info->min_data_count = MIN_DATA_COUNT;
  357. applog(LOG_DEBUG, "%"PRIpreprv": Init: mode=%s read_count=%d limit=%dms Hs=%e",
  358. icarus->proc_repr,
  359. timing_mode_str(info->timing_mode),
  360. info->read_count, info->read_count_limit, info->Hs);
  361. }
  362. static uint32_t mask(int work_division)
  363. {
  364. uint32_t nonce_mask = 0x7fffffff;
  365. // yes we can calculate these, but this way it's easy to see what they are
  366. switch (work_division) {
  367. case 1:
  368. nonce_mask = 0xffffffff;
  369. break;
  370. case 2:
  371. nonce_mask = 0x7fffffff;
  372. break;
  373. case 4:
  374. nonce_mask = 0x3fffffff;
  375. break;
  376. case 8:
  377. nonce_mask = 0x1fffffff;
  378. break;
  379. default:
  380. quit(1, "Invalid2 work_division (%d) must be 1, 2, 4 or 8", work_division);
  381. }
  382. return nonce_mask;
  383. }
  384. // Number of bytes remaining after reading a nonce from Icarus
  385. int icarus_excess_nonce_size(int fd, struct ICARUS_INFO *info)
  386. {
  387. // How big a buffer?
  388. int excess_size = info->read_size - ICARUS_NONCE_SIZE;
  389. // Try to read one more to ensure the device doesn't return
  390. // more than we want for this driver
  391. excess_size++;
  392. unsigned char excess_bin[excess_size];
  393. // Read excess_size from Icarus
  394. struct timeval tv_now;
  395. timer_set_now(&tv_now);
  396. //icarus_gets(excess_bin, fd, &tv_now, NULL, 1, excess_size);
  397. int bytes_read = read(fd, excess_bin, excess_size);
  398. // Number of bytes that were still available
  399. return bytes_read;
  400. }
  401. bool icarus_detect_custom(const char *devpath, struct device_drv *api, struct ICARUS_INFO *info)
  402. {
  403. int this_option_offset = ++option_offset;
  404. struct timeval tv_start, tv_finish;
  405. int fd;
  406. // Block 171874 nonce = (0xa2870100) = 0x000187a2
  407. // N.B. golden_ob MUST take less time to calculate
  408. // than the timeout set in icarus_open()
  409. // This one takes ~0.53ms on Rev3 Icarus
  410. const char golden_ob[] =
  411. "4679ba4ec99876bf4bfe086082b40025"
  412. "4df6c356451471139a3afa71e48f544a"
  413. "00000000000000000000000000000000"
  414. "0000000087320b1a1426674f2fa722ce";
  415. /* NOTE: This gets sent to basically every port specified in --scan-serial,
  416. * even ones that aren't Icarus; be sure they can all handle it, when
  417. * this is changed...
  418. * BitForce: Ignores entirely
  419. * ModMiner: Starts (useless) work, gets back to clean state
  420. */
  421. const char golden_nonce[] = "000187a2";
  422. unsigned char ob_bin[64], nonce_bin[ICARUS_NONCE_SIZE];
  423. char nonce_hex[(sizeof(nonce_bin) * 2) + 1];
  424. drv_set_defaults2(api, icarus_set_device_funcs, info);
  425. int baud = info->baud;
  426. int work_division = info->work_division;
  427. int fpga_count = info->fpga_count;
  428. applog(LOG_DEBUG, "Icarus Detect: Attempting to open %s", devpath);
  429. fd = icarus_open2(devpath, baud, true);
  430. if (unlikely(fd == -1)) {
  431. applog(LOG_DEBUG, "Icarus Detect: Failed to open %s", devpath);
  432. return false;
  433. }
  434. // Set a default so that individual drivers need not specify
  435. // e.g. Cairnsmore
  436. if (info->read_size == 0)
  437. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  438. hex2bin(ob_bin, golden_ob, sizeof(ob_bin));
  439. icarus_write(fd, ob_bin, sizeof(ob_bin));
  440. cgtime(&tv_start);
  441. memset(nonce_bin, 0, sizeof(nonce_bin));
  442. // Do not use info->read_size here, instead read exactly ICARUS_NONCE_SIZE
  443. // We will then compare the bytes left in fd with info->read_size to determine
  444. // if this is a valid device
  445. icarus_gets(nonce_bin, fd, &tv_finish, NULL, 1, ICARUS_NONCE_SIZE);
  446. // How many bytes were left after reading the above nonce
  447. int bytes_left = icarus_excess_nonce_size(fd, info);
  448. icarus_close(fd);
  449. bin2hex(nonce_hex, nonce_bin, sizeof(nonce_bin));
  450. if (strncmp(nonce_hex, golden_nonce, 8)) {
  451. applog(LOG_DEBUG,
  452. "Icarus Detect: "
  453. "Test failed at %s: get %s, should: %s",
  454. devpath, nonce_hex, golden_nonce);
  455. return false;
  456. }
  457. if (info->read_size - ICARUS_NONCE_SIZE != bytes_left)
  458. {
  459. applog(LOG_DEBUG,
  460. "Icarus Detect: "
  461. "Test failed at %s: expected %d bytes, got %d",
  462. devpath, info->read_size, ICARUS_NONCE_SIZE + bytes_left);
  463. return false;
  464. }
  465. applog(LOG_DEBUG,
  466. "Icarus Detect: "
  467. "Test succeeded at %s: got %s",
  468. devpath, nonce_hex);
  469. if (serial_claim_v(devpath, api))
  470. return false;
  471. /* We have a real Icarus! */
  472. struct cgpu_info *icarus;
  473. icarus = calloc(1, sizeof(struct cgpu_info));
  474. icarus->drv = api;
  475. icarus->device_path = strdup(devpath);
  476. icarus->device_fd = -1;
  477. icarus->threads = 1;
  478. icarus->set_device_funcs = icarus_set_device_funcs;
  479. add_cgpu(icarus);
  480. applog(LOG_INFO, "Found %"PRIpreprv" at %s",
  481. icarus->proc_repr,
  482. devpath);
  483. applog(LOG_DEBUG, "%"PRIpreprv": Init: baud=%d work_division=%d fpga_count=%d",
  484. icarus->proc_repr,
  485. baud, work_division, fpga_count);
  486. icarus->device_data = info;
  487. timersub(&tv_finish, &tv_start, &(info->golden_tv));
  488. set_timing_mode(this_option_offset, icarus);
  489. return true;
  490. }
  491. static bool icarus_detect_one(const char *devpath)
  492. {
  493. struct ICARUS_INFO *info = calloc(1, sizeof(struct ICARUS_INFO));
  494. if (unlikely(!info))
  495. quit(1, "Failed to malloc ICARUS_INFO");
  496. // TODO: try some higher speeds with the Icarus and BFL to see
  497. // if they support them and if setting them makes any difference
  498. // N.B. B3000000 doesn't work on Icarus
  499. info->baud = ICARUS_IO_SPEED;
  500. info->reopen_mode = IRM_TIMEOUT;
  501. info->Hs = ICARUS_REV3_HASH_TIME;
  502. info->timing_mode = MODE_DEFAULT;
  503. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  504. if (!icarus_detect_custom(devpath, &icarus_drv, info)) {
  505. free(info);
  506. return false;
  507. }
  508. return true;
  509. }
  510. static
  511. bool icarus_lowl_probe(const struct lowlevel_device_info * const info)
  512. {
  513. return vcom_lowl_probe_wrapper(info, icarus_detect_one);
  514. }
  515. static bool icarus_prepare(struct thr_info *thr)
  516. {
  517. struct cgpu_info *icarus = thr->cgpu;
  518. struct ICARUS_INFO *info = icarus->device_data;
  519. icarus->device_fd = -1;
  520. int fd = icarus_open2(icarus->device_path, info->baud, true);
  521. if (unlikely(-1 == fd)) {
  522. applog(LOG_ERR, "Failed to open Icarus on %s",
  523. icarus->device_path);
  524. return false;
  525. }
  526. icarus->device_fd = fd;
  527. applog(LOG_INFO, "Opened Icarus on %s", icarus->device_path);
  528. struct icarus_state *state;
  529. thr->cgpu_data = state = calloc(1, sizeof(*state));
  530. state->firstrun = true;
  531. #ifdef HAVE_EPOLL
  532. int epollfd = epoll_create(2);
  533. if (epollfd != -1)
  534. {
  535. close(epollfd);
  536. notifier_init(thr->work_restart_notifier);
  537. }
  538. #endif
  539. icarus->status = LIFE_INIT2;
  540. return true;
  541. }
  542. static bool icarus_init(struct thr_info *thr)
  543. {
  544. struct cgpu_info *icarus = thr->cgpu;
  545. struct ICARUS_INFO *info = icarus->device_data;
  546. int fd = icarus->device_fd;
  547. if (!info->work_division)
  548. {
  549. struct timeval tv_finish;
  550. // For reading the nonce from Icarus
  551. unsigned char res_bin[info->read_size];
  552. // For storing the the 32-bit nonce
  553. uint32_t res;
  554. applog(LOG_DEBUG, "%"PRIpreprv": Work division not specified - autodetecting", icarus->proc_repr);
  555. // Special packet to probe work_division
  556. unsigned char pkt[64] =
  557. "\x2e\x4c\x8f\x91\xfd\x59\x5d\x2d\x7e\xa2\x0a\xaa\xcb\x64\xa2\xa0"
  558. "\x43\x82\x86\x02\x77\xcf\x26\xb6\xa1\xee\x04\xc5\x6a\x5b\x50\x4a"
  559. "BFGMiner Probe\0\0"
  560. "BFG\0\x64\x61\x01\x1a\xc9\x06\xa9\x51\xfb\x9b\x3c\x73";
  561. icarus_write(fd, pkt, sizeof(pkt));
  562. memset(res_bin, 0, sizeof(res_bin));
  563. if (ICA_GETS_OK == icarus_gets(res_bin, fd, &tv_finish, NULL, info->read_count, info->read_size))
  564. {
  565. memcpy(&res, res_bin, sizeof(res));
  566. res = be32toh(res);
  567. }
  568. else
  569. res = 0;
  570. switch (res) {
  571. case 0x04C0FDB4:
  572. info->work_division = 1;
  573. break;
  574. case 0x82540E46:
  575. info->work_division = 2;
  576. break;
  577. case 0x417C0F36:
  578. info->work_division = 4;
  579. break;
  580. case 0x60C994D5:
  581. info->work_division = 8;
  582. break;
  583. default:
  584. applog(LOG_ERR, "%"PRIpreprv": Work division autodetection failed (assuming 2): got %08x", icarus->proc_repr, res);
  585. info->work_division = 2;
  586. }
  587. applog(LOG_DEBUG, "%"PRIpreprv": Work division autodetection got %08x (=%d)", icarus->proc_repr, res, info->work_division);
  588. }
  589. if (!info->fpga_count)
  590. info->fpga_count = info->work_division;
  591. info->nonce_mask = mask(info->work_division);
  592. return true;
  593. }
  594. static bool icarus_reopen(struct cgpu_info *icarus, struct icarus_state *state, int *fdp)
  595. {
  596. struct ICARUS_INFO *info = icarus->device_data;
  597. // Reopen the serial port to workaround a USB-host-chipset-specific issue with the Icarus's buggy USB-UART
  598. do_icarus_close(icarus->thr[0]);
  599. *fdp = icarus->device_fd = icarus_open(icarus->device_path, info->baud);
  600. if (unlikely(-1 == *fdp)) {
  601. applog(LOG_ERR, "%"PRIpreprv": Failed to reopen on %s", icarus->proc_repr, icarus->device_path);
  602. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  603. state->firstrun = true;
  604. return false;
  605. }
  606. return true;
  607. }
  608. static
  609. bool icarus_job_prepare(struct thr_info *thr, struct work *work, __maybe_unused uint64_t max_nonce)
  610. {
  611. struct cgpu_info * const icarus = thr->cgpu;
  612. struct icarus_state * const state = thr->cgpu_data;
  613. uint8_t * const ob_bin = state->ob_bin;
  614. memcpy(ob_bin, work->midstate, 32);
  615. memcpy(ob_bin + 52, work->data + 64, 12);
  616. if (!(memcmp(&ob_bin[56], "\xff\xff\xff\xff", 4)
  617. || memcmp(&ob_bin, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0", 32))) {
  618. // This sequence is used on cairnsmore bitstreams for commands, NEVER send it otherwise
  619. applog(LOG_WARNING, "%"PRIpreprv": Received job attempting to send a command, corrupting it!",
  620. icarus->proc_repr);
  621. ob_bin[56] = 0;
  622. }
  623. rev(ob_bin, 32);
  624. rev(ob_bin + 52, 12);
  625. return true;
  626. }
  627. static bool icarus_job_start(struct thr_info *thr)
  628. {
  629. struct cgpu_info *icarus = thr->cgpu;
  630. struct ICARUS_INFO *info = icarus->device_data;
  631. struct icarus_state *state = thr->cgpu_data;
  632. const uint8_t * const ob_bin = state->ob_bin;
  633. int fd = icarus->device_fd;
  634. int ret;
  635. // Handle dynamic clocking for "subclass" devices
  636. // This needs to run before sending next job, since it hashes the command too
  637. if (info->dclk.freqM && likely(!state->firstrun)) {
  638. dclk_preUpdate(&info->dclk);
  639. dclk_updateFreq(&info->dclk, info->dclk_change_clock_func, thr);
  640. }
  641. cgtime(&state->tv_workstart);
  642. ret = icarus_write(fd, ob_bin, 64);
  643. if (ret) {
  644. do_icarus_close(thr);
  645. applog(LOG_ERR, "%"PRIpreprv": Comms error (werr=%d)", icarus->proc_repr, ret);
  646. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  647. return false; /* This should never happen */
  648. }
  649. if (opt_debug) {
  650. char ob_hex[129];
  651. bin2hex(ob_hex, ob_bin, 64);
  652. applog(LOG_DEBUG, "%"PRIpreprv" sent: %s",
  653. icarus->proc_repr,
  654. ob_hex);
  655. }
  656. return true;
  657. }
  658. static
  659. struct work *icarus_process_worknonce(struct icarus_state *state, uint32_t *nonce)
  660. {
  661. *nonce = be32toh(*nonce);
  662. if (test_nonce(state->last_work, *nonce, false))
  663. return state->last_work;
  664. if (likely(state->last2_work && test_nonce(state->last2_work, *nonce, false)))
  665. return state->last2_work;
  666. return NULL;
  667. }
  668. static
  669. void handle_identify(struct thr_info * const thr, int ret, const bool was_first_run)
  670. {
  671. const struct cgpu_info * const icarus = thr->cgpu;
  672. const struct ICARUS_INFO * const info = icarus->device_data;
  673. struct icarus_state * const state = thr->cgpu_data;
  674. int fd = icarus->device_fd;
  675. struct timeval tv_now;
  676. double delapsed;
  677. // For reading the nonce from Icarus
  678. unsigned char nonce_bin[info->read_size];
  679. // For storing the the 32-bit nonce
  680. uint32_t nonce;
  681. if (fd == -1)
  682. return;
  683. // If identify is requested (block erupters):
  684. // 1. Don't start the next job right away (above)
  685. // 2. Wait for the current job to complete 100%
  686. if (!was_first_run)
  687. {
  688. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Waiting for current job to finish", icarus->proc_repr);
  689. while (true)
  690. {
  691. cgtime(&tv_now);
  692. delapsed = tdiff(&tv_now, &state->tv_workstart);
  693. if (delapsed + 0.1 > info->fullnonce)
  694. break;
  695. // Try to get more nonces (ignoring work restart)
  696. memset(nonce_bin, 0, sizeof(nonce_bin));
  697. ret = icarus_gets(nonce_bin, fd, &tv_now, NULL, (info->fullnonce - delapsed) * 10, info->read_size);
  698. if (ret == ICA_GETS_OK)
  699. {
  700. memcpy(&nonce, nonce_bin, sizeof(nonce));
  701. nonce = be32toh(nonce);
  702. submit_nonce(thr, state->last_work, nonce);
  703. }
  704. }
  705. }
  706. else
  707. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Current job should already be finished", icarus->proc_repr);
  708. // 3. Delay 3 more seconds
  709. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Leaving idle for 3 seconds", icarus->proc_repr);
  710. cgsleep_ms(3000);
  711. // Check for work restart in the meantime
  712. if (thr->work_restart)
  713. {
  714. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Work restart requested during delay", icarus->proc_repr);
  715. goto no_job_start;
  716. }
  717. // 4. Start next job
  718. if (!state->firstrun)
  719. {
  720. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Starting next job", icarus->proc_repr);
  721. if (!icarus_job_start(thr))
  722. no_job_start:
  723. state->firstrun = true;
  724. }
  725. state->identify = false;
  726. }
  727. static
  728. void icarus_transition_work(struct icarus_state *state, struct work *work)
  729. {
  730. if (state->last2_work)
  731. free_work(state->last2_work);
  732. state->last2_work = state->last_work;
  733. state->last_work = copy_work(work);
  734. }
  735. static int64_t icarus_scanhash(struct thr_info *thr, struct work *work,
  736. __maybe_unused int64_t max_nonce)
  737. {
  738. struct cgpu_info *icarus;
  739. int fd;
  740. int ret;
  741. struct ICARUS_INFO *info;
  742. struct work *nonce_work;
  743. int64_t hash_count;
  744. struct timeval tv_start = {.tv_sec=0}, elapsed;
  745. struct timeval tv_history_start, tv_history_finish;
  746. double Ti, Xi;
  747. int i;
  748. bool was_hw_error = false;
  749. bool was_first_run;
  750. struct ICARUS_HISTORY *history0, *history;
  751. int count;
  752. double Hs, W, fullnonce;
  753. int read_count;
  754. bool limited;
  755. int64_t estimate_hashes;
  756. uint32_t values;
  757. int64_t hash_count_range;
  758. elapsed.tv_sec = elapsed.tv_usec = 0;
  759. icarus = thr->cgpu;
  760. struct icarus_state *state = thr->cgpu_data;
  761. was_first_run = state->firstrun;
  762. icarus_job_prepare(thr, work, max_nonce);
  763. // Wait for the previous run's result
  764. fd = icarus->device_fd;
  765. info = icarus->device_data;
  766. // For reading the nonce from Icarus
  767. unsigned char nonce_bin[info->read_size];
  768. // For storing the the 32-bit nonce
  769. uint32_t nonce;
  770. if (unlikely(fd == -1) && !icarus_reopen(icarus, state, &fd))
  771. return -1;
  772. if (!state->firstrun) {
  773. if (state->changework)
  774. {
  775. state->changework = false;
  776. ret = ICA_GETS_RESTART;
  777. }
  778. else
  779. {
  780. read_count = info->read_count;
  781. keepwaiting:
  782. /* Icarus will return info->read_size bytes nonces or nothing */
  783. memset(nonce_bin, 0, sizeof(nonce_bin));
  784. ret = icarus_gets(nonce_bin, fd, &state->tv_workfinish, thr, read_count, info->read_size);
  785. switch (ret) {
  786. case ICA_GETS_RESTART:
  787. // The prepared work is invalid, and the current work is abandoned
  788. // Go back to the main loop to get the next work, and stuff
  789. // Returning to the main loop will clear work_restart, so use a flag...
  790. state->changework = true;
  791. return 0;
  792. case ICA_GETS_ERROR:
  793. do_icarus_close(thr);
  794. applog(LOG_ERR, "%"PRIpreprv": Comms error (rerr)", icarus->proc_repr);
  795. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  796. if (!icarus_reopen(icarus, state, &fd))
  797. return -1;
  798. break;
  799. case ICA_GETS_TIMEOUT:
  800. if (info->reopen_mode == IRM_TIMEOUT && !icarus_reopen(icarus, state, &fd))
  801. return -1;
  802. case ICA_GETS_OK:
  803. break;
  804. }
  805. }
  806. tv_start = state->tv_workstart;
  807. timersub(&state->tv_workfinish, &tv_start, &elapsed);
  808. }
  809. else
  810. {
  811. if (fd == -1 && !icarus_reopen(icarus, state, &fd))
  812. return -1;
  813. // First run; no nonce, no hashes done
  814. ret = ICA_GETS_ERROR;
  815. }
  816. #ifndef WIN32
  817. tcflush(fd, TCOFLUSH);
  818. #endif
  819. if (ret == ICA_GETS_OK)
  820. {
  821. memcpy(&nonce, nonce_bin, sizeof(nonce));
  822. nonce_work = icarus_process_worknonce(state, &nonce);
  823. if (likely(nonce_work))
  824. {
  825. if (nonce_work == state->last2_work)
  826. {
  827. // nonce was for the last job; submit and keep processing the current one
  828. submit_nonce(thr, nonce_work, nonce);
  829. goto keepwaiting;
  830. }
  831. if (info->continue_search)
  832. {
  833. read_count = info->read_count - ((timer_elapsed_us(&state->tv_workstart, NULL) / (1000000 / TIME_FACTOR)) + 1);
  834. if (read_count)
  835. {
  836. submit_nonce(thr, nonce_work, nonce);
  837. goto keepwaiting;
  838. }
  839. }
  840. }
  841. else
  842. was_hw_error = true;
  843. }
  844. // Handle dynamic clocking for "subclass" devices
  845. // This needs to run before sending next job, since it hashes the command too
  846. if (info->dclk.freqM && likely(ret == ICA_GETS_OK || ret == ICA_GETS_TIMEOUT)) {
  847. int qsec = ((4 * elapsed.tv_sec) + (elapsed.tv_usec / 250000)) ?: 1;
  848. for (int n = qsec; n; --n)
  849. dclk_gotNonces(&info->dclk);
  850. if (was_hw_error)
  851. dclk_errorCount(&info->dclk, qsec);
  852. }
  853. // Force a USB close/reopen on any hw error (or on request, eg for baud change)
  854. if (was_hw_error || info->reopen_now)
  855. {
  856. info->reopen_now = false;
  857. if (info->reopen_mode == IRM_CYCLE)
  858. {} // Do nothing here, we reopen after sending the job
  859. else
  860. if (!icarus_reopen(icarus, state, &fd))
  861. state->firstrun = true;
  862. }
  863. if (unlikely(state->identify))
  864. {
  865. // Delay job start until later...
  866. }
  867. else
  868. if (unlikely(icarus->deven != DEV_ENABLED || !icarus_job_start(thr)))
  869. state->firstrun = true;
  870. if (info->reopen_mode == IRM_CYCLE && !icarus_reopen(icarus, state, &fd))
  871. state->firstrun = true;
  872. work->blk.nonce = 0xffffffff;
  873. if (ret == ICA_GETS_ERROR) {
  874. state->firstrun = false;
  875. icarus_transition_work(state, work);
  876. hash_count = 0;
  877. goto out;
  878. }
  879. // OK, done starting Icarus's next job... now process the last run's result!
  880. // aborted before becoming idle, get new work
  881. if (ret == ICA_GETS_TIMEOUT || ret == ICA_GETS_RESTART) {
  882. icarus_transition_work(state, work);
  883. // ONLY up to just when it aborted
  884. // We didn't read a reply so we don't subtract ICARUS_READ_TIME
  885. estimate_hashes = ((double)(elapsed.tv_sec)
  886. + ((double)(elapsed.tv_usec))/((double)1000000)) / info->Hs;
  887. // If some Serial-USB delay allowed the full nonce range to
  888. // complete it can't have done more than a full nonce
  889. if (unlikely(estimate_hashes > 0xffffffff))
  890. estimate_hashes = 0xffffffff;
  891. applog(LOG_DEBUG, "%"PRIpreprv" no nonce = 0x%08"PRIx64" hashes (%"PRId64".%06lus)",
  892. icarus->proc_repr,
  893. (uint64_t)estimate_hashes,
  894. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  895. hash_count = estimate_hashes;
  896. goto out;
  897. }
  898. // Only ICA_GETS_OK gets here
  899. if (likely(!was_hw_error))
  900. submit_nonce(thr, nonce_work, nonce);
  901. else
  902. inc_hw_errors(thr, state->last_work, nonce);
  903. icarus_transition_work(state, work);
  904. hash_count = (nonce & info->nonce_mask);
  905. hash_count++;
  906. hash_count *= info->fpga_count;
  907. applog(LOG_DEBUG, "%"PRIpreprv" nonce = 0x%08x = 0x%08" PRIx64 " hashes (%"PRId64".%06lus)",
  908. icarus->proc_repr,
  909. nonce,
  910. (uint64_t)hash_count,
  911. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  912. if (info->do_default_detection && elapsed.tv_sec >= DEFAULT_DETECT_THRESHOLD) {
  913. int MHs = (double)hash_count / ((double)elapsed.tv_sec * 1e6 + (double)elapsed.tv_usec);
  914. --info->do_default_detection;
  915. applog(LOG_DEBUG, "%"PRIpreprv": Autodetect device speed: %d MH/s", icarus->proc_repr, MHs);
  916. if (MHs <= 370 || MHs > 420) {
  917. // Not a real Icarus: enable short timing
  918. applog(LOG_WARNING, "%"PRIpreprv": Seems too %s to be an Icarus; calibrating with short timing", icarus->proc_repr, MHs>380?"fast":"slow");
  919. info->timing_mode = MODE_SHORT;
  920. info->do_icarus_timing = true;
  921. info->do_default_detection = 0;
  922. }
  923. else
  924. if (MHs <= 380) {
  925. // Real Icarus?
  926. if (!info->do_default_detection) {
  927. applog(LOG_DEBUG, "%"PRIpreprv": Seems to be a real Icarus", icarus->proc_repr);
  928. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  929. }
  930. }
  931. else
  932. if (MHs <= 420) {
  933. // Enterpoint Cairnsmore1
  934. size_t old_repr_len = strlen(icarus->proc_repr);
  935. char old_repr[old_repr_len + 1];
  936. strcpy(old_repr, icarus->proc_repr);
  937. convert_icarus_to_cairnsmore(icarus);
  938. info->do_default_detection = 0;
  939. applog(LOG_WARNING, "%"PRIpreprv": Detected Cairnsmore1 device, upgrading driver to %"PRIpreprv, old_repr, icarus->proc_repr);
  940. }
  941. }
  942. // Ignore possible end condition values ... and hw errors
  943. // TODO: set limitations on calculated values depending on the device
  944. // to avoid crap values caused by CPU/Task Switching/Swapping/etc
  945. if (info->do_icarus_timing
  946. && !was_hw_error
  947. && ((nonce & info->nonce_mask) > END_CONDITION)
  948. && ((nonce & info->nonce_mask) < (info->nonce_mask & ~END_CONDITION))) {
  949. cgtime(&tv_history_start);
  950. history0 = &(info->history[0]);
  951. if (history0->values == 0)
  952. timeradd(&tv_start, &history_sec, &(history0->finish));
  953. Ti = (double)(elapsed.tv_sec)
  954. + ((double)(elapsed.tv_usec))/((double)1000000)
  955. - ((double)ICARUS_READ_TIME(info->baud, info->read_size));
  956. Xi = (double)hash_count;
  957. history0->sumXiTi += Xi * Ti;
  958. history0->sumXi += Xi;
  959. history0->sumTi += Ti;
  960. history0->sumXi2 += Xi * Xi;
  961. history0->values++;
  962. if (history0->hash_count_max < hash_count)
  963. history0->hash_count_max = hash_count;
  964. if (history0->hash_count_min > hash_count || history0->hash_count_min == 0)
  965. history0->hash_count_min = hash_count;
  966. if (history0->values >= info->min_data_count
  967. && timercmp(&tv_start, &(history0->finish), >)) {
  968. for (i = INFO_HISTORY; i > 0; i--)
  969. memcpy(&(info->history[i]),
  970. &(info->history[i-1]),
  971. sizeof(struct ICARUS_HISTORY));
  972. // Initialise history0 to zero for summary calculation
  973. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  974. // We just completed a history data set
  975. // So now recalc read_count based on the whole history thus we will
  976. // initially get more accurate until it completes INFO_HISTORY
  977. // total data sets
  978. count = 0;
  979. for (i = 1 ; i <= INFO_HISTORY; i++) {
  980. history = &(info->history[i]);
  981. if (history->values >= MIN_DATA_COUNT) {
  982. count++;
  983. history0->sumXiTi += history->sumXiTi;
  984. history0->sumXi += history->sumXi;
  985. history0->sumTi += history->sumTi;
  986. history0->sumXi2 += history->sumXi2;
  987. history0->values += history->values;
  988. if (history0->hash_count_max < history->hash_count_max)
  989. history0->hash_count_max = history->hash_count_max;
  990. if (history0->hash_count_min > history->hash_count_min || history0->hash_count_min == 0)
  991. history0->hash_count_min = history->hash_count_min;
  992. }
  993. }
  994. // All history data
  995. Hs = (history0->values*history0->sumXiTi - history0->sumXi*history0->sumTi)
  996. / (history0->values*history0->sumXi2 - history0->sumXi*history0->sumXi);
  997. W = history0->sumTi/history0->values - Hs*history0->sumXi/history0->values;
  998. hash_count_range = history0->hash_count_max - history0->hash_count_min;
  999. values = history0->values;
  1000. // Initialise history0 to zero for next data set
  1001. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  1002. fullnonce = W + Hs * (((double)0xffffffff) + 1);
  1003. read_count = (int)(fullnonce * TIME_FACTOR) - 1;
  1004. if (info->read_count_limit > 0 && read_count > info->read_count_limit) {
  1005. read_count = info->read_count_limit;
  1006. limited = true;
  1007. } else
  1008. limited = false;
  1009. info->Hs = Hs;
  1010. info->read_count = read_count;
  1011. info->fullnonce = fullnonce;
  1012. info->count = count;
  1013. info->W = W;
  1014. info->values = values;
  1015. info->hash_count_range = hash_count_range;
  1016. if (info->min_data_count < MAX_MIN_DATA_COUNT)
  1017. info->min_data_count *= 2;
  1018. else if (info->timing_mode == MODE_SHORT)
  1019. info->do_icarus_timing = false;
  1020. // applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: read_count=%d%s fullnonce=%fs history count=%d Hs=%e W=%e values=%d hash range=0x%08lx min data count=%u", icarus->proc_repr, read_count, limited ? " (limited)" : "", fullnonce, count, Hs, W, values, hash_count_range, info->min_data_count);
  1021. applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: Hs=%e W=%e read_count=%d%s fullnonce=%.3fs",
  1022. icarus->proc_repr,
  1023. Hs, W, read_count,
  1024. limited ? " (limited)" : "", fullnonce);
  1025. }
  1026. info->history_count++;
  1027. cgtime(&tv_history_finish);
  1028. timersub(&tv_history_finish, &tv_history_start, &tv_history_finish);
  1029. timeradd(&tv_history_finish, &(info->history_time), &(info->history_time));
  1030. }
  1031. out:
  1032. if (unlikely(state->identify))
  1033. handle_identify(thr, ret, was_first_run);
  1034. return hash_count;
  1035. }
  1036. static struct api_data *icarus_drv_stats(struct cgpu_info *cgpu)
  1037. {
  1038. struct api_data *root = NULL;
  1039. struct ICARUS_INFO *info = cgpu->device_data;
  1040. // Warning, access to these is not locked - but we don't really
  1041. // care since hashing performance is way more important than
  1042. // locking access to displaying API debug 'stats'
  1043. // If locking becomes an issue for any of them, use copy_data=true also
  1044. root = api_add_int(root, "read_count", &(info->read_count), false);
  1045. root = api_add_int(root, "read_count_limit", &(info->read_count_limit), false);
  1046. root = api_add_double(root, "fullnonce", &(info->fullnonce), false);
  1047. root = api_add_int(root, "count", &(info->count), false);
  1048. root = api_add_hs(root, "Hs", &(info->Hs), false);
  1049. root = api_add_double(root, "W", &(info->W), false);
  1050. root = api_add_uint(root, "total_values", &(info->values), false);
  1051. root = api_add_uint64(root, "range", &(info->hash_count_range), false);
  1052. root = api_add_uint64(root, "history_count", &(info->history_count), false);
  1053. root = api_add_timeval(root, "history_time", &(info->history_time), false);
  1054. root = api_add_uint(root, "min_data_count", &(info->min_data_count), false);
  1055. root = api_add_uint(root, "timing_values", &(info->history[0].values), false);
  1056. root = api_add_const(root, "timing_mode", timing_mode_str(info->timing_mode), false);
  1057. root = api_add_bool(root, "is_timing", &(info->do_icarus_timing), false);
  1058. root = api_add_int(root, "baud", &(info->baud), false);
  1059. root = api_add_int(root, "work_division", &(info->work_division), false);
  1060. root = api_add_int(root, "fpga_count", &(info->fpga_count), false);
  1061. return root;
  1062. }
  1063. static
  1064. const char *icarus_set_baud(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1065. {
  1066. struct ICARUS_INFO * const info = proc->device_data;
  1067. const int baud = atoi(newvalue);
  1068. if (!valid_baud(baud))
  1069. return "Invalid baud setting";
  1070. if (info->baud != baud)
  1071. {
  1072. info->baud = baud;
  1073. info->reopen_now = true;
  1074. }
  1075. return NULL;
  1076. }
  1077. static
  1078. const char *icarus_set_work_division(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1079. {
  1080. struct ICARUS_INFO * const info = proc->device_data;
  1081. const int work_division = atoi(newvalue);
  1082. if (!(work_division == 1 || work_division == 2 || work_division == 4 || work_division == 8))
  1083. return "Invalid work_division: must be 1, 2, 4 or 8";
  1084. if (info->user_set & IUS_FPGA_COUNT)
  1085. {
  1086. if (info->fpga_count > work_division)
  1087. return "work_division must be >= fpga_count";
  1088. }
  1089. else
  1090. info->fpga_count = work_division;
  1091. info->user_set |= IUS_WORK_DIVISION;
  1092. info->work_division = work_division;
  1093. info->nonce_mask = mask(work_division);
  1094. return NULL;
  1095. }
  1096. static
  1097. const char *icarus_set_fpga_count(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1098. {
  1099. struct ICARUS_INFO * const info = proc->device_data;
  1100. const int fpga_count = atoi(newvalue);
  1101. if (fpga_count < 1 || fpga_count > info->work_division)
  1102. return "Invalid fpga_count: must be >0 and <=work_division";
  1103. info->fpga_count = fpga_count;
  1104. return NULL;
  1105. }
  1106. static
  1107. const char *icarus_set_reopen(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1108. {
  1109. struct ICARUS_INFO * const info = proc->device_data;
  1110. if ((!strcasecmp(newvalue, "never")) || !strcasecmp(newvalue, "-r"))
  1111. info->reopen_mode = IRM_NEVER;
  1112. else
  1113. if (!strcasecmp(newvalue, "timeout"))
  1114. info->reopen_mode = IRM_TIMEOUT;
  1115. else
  1116. if ((!strcasecmp(newvalue, "cycle")) || !strcasecmp(newvalue, "r"))
  1117. info->reopen_mode = IRM_CYCLE;
  1118. else
  1119. if (!strcasecmp(newvalue, "now"))
  1120. info->reopen_now = true;
  1121. else
  1122. return "Invalid reopen mode";
  1123. return NULL;
  1124. }
  1125. static void icarus_shutdown(struct thr_info *thr)
  1126. {
  1127. do_icarus_close(thr);
  1128. free(thr->cgpu_data);
  1129. }
  1130. const struct bfg_set_device_definition icarus_set_device_funcs[] = {
  1131. // NOTE: Order of parameters below is important for --icarus-options
  1132. {"baud" , icarus_set_baud , "serial baud rate"},
  1133. {"work_division", icarus_set_work_division, "number of pieces work is split into"},
  1134. {"fpga_count" , icarus_set_fpga_count , "number of chips working on pieces"},
  1135. {"reopen" , icarus_set_reopen , "how often to reopen device: never, timeout, cycle, (or now for a one-shot reopen)"},
  1136. {NULL},
  1137. };
  1138. struct device_drv icarus_drv = {
  1139. .dname = "icarus",
  1140. .name = "ICA",
  1141. .probe_priority = -120,
  1142. .lowl_probe = icarus_lowl_probe,
  1143. .get_api_stats = icarus_drv_stats,
  1144. .thread_prepare = icarus_prepare,
  1145. .thread_init = icarus_init,
  1146. .scanhash = icarus_scanhash,
  1147. .thread_disable = close_device_fd,
  1148. .thread_shutdown = icarus_shutdown,
  1149. };