driver-icarus.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097
  1. /*
  2. * Copyright 2012-2013 Luke Dashjr
  3. * Copyright 2012 Xiangfu
  4. * Copyright 2012 Andrew Smith
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the Free
  8. * Software Foundation; either version 3 of the License, or (at your option)
  9. * any later version. See COPYING for more details.
  10. */
  11. /*
  12. * Those code should be works fine with V2 and V3 bitstream of Icarus.
  13. * Operation:
  14. * No detection implement.
  15. * Input: 64B = 32B midstate + 20B fill bytes + last 12 bytes of block head.
  16. * Return: send back 32bits immediately when Icarus found a valid nonce.
  17. * no query protocol implemented here, if no data send back in ~11.3
  18. * seconds (full cover time on 32bit nonce range by 380MH/s speed)
  19. * just send another work.
  20. * Notice:
  21. * 1. Icarus will start calculate when you push a work to them, even they
  22. * are busy.
  23. * 2. The 2 FPGAs on Icarus will distribute the job, one will calculate the
  24. * 0 ~ 7FFFFFFF, another one will cover the 80000000 ~ FFFFFFFF.
  25. * 3. It's possible for 2 FPGAs both find valid nonce in the meantime, the 2
  26. * valid nonce will all be send back.
  27. * 4. Icarus will stop work when: a valid nonce has been found or 32 bits
  28. * nonce range is completely calculated.
  29. */
  30. #include "config.h"
  31. #ifdef WIN32
  32. #include <winsock2.h>
  33. #endif
  34. #include <limits.h>
  35. #include <pthread.h>
  36. #include <stdio.h>
  37. #include <sys/time.h>
  38. #include <sys/types.h>
  39. #include <dirent.h>
  40. #include <unistd.h>
  41. #ifndef WIN32
  42. #include <termios.h>
  43. #include <sys/stat.h>
  44. #include <fcntl.h>
  45. #ifndef O_CLOEXEC
  46. #define O_CLOEXEC 0
  47. #endif
  48. #else
  49. #include <windows.h>
  50. #include <io.h>
  51. #endif
  52. #ifdef HAVE_SYS_EPOLL_H
  53. #include <sys/epoll.h>
  54. #define HAVE_EPOLL
  55. #endif
  56. #include "compat.h"
  57. #include "dynclock.h"
  58. #include "elist.h"
  59. #include "icarus-common.h"
  60. #include "miner.h"
  61. #include "fpgautils.h"
  62. // The serial I/O speed - Linux uses a define 'B115200' in bits/termios.h
  63. #define ICARUS_IO_SPEED 115200
  64. // The size of a successful nonce read
  65. #define ICARUS_READ_SIZE 4
  66. // Ensure the sizes are correct for the Serial read
  67. #if (ICARUS_READ_SIZE != 4)
  68. #error ICARUS_READ_SIZE must be 4
  69. #endif
  70. #define ASSERT1(condition) __maybe_unused static char sizeof_uint32_t_must_be_4[(condition)?1:-1]
  71. ASSERT1(sizeof(uint32_t) == 4);
  72. #define ICARUS_READ_TIME(baud) ((double)ICARUS_READ_SIZE * (double)8.0 / (double)(baud))
  73. // In timing mode: Default starting value until an estimate can be obtained
  74. // 5 seconds allows for up to a ~840MH/s device
  75. #define ICARUS_READ_COUNT_TIMING (5 * TIME_FACTOR)
  76. // For a standard Icarus REV3
  77. #define ICARUS_REV3_HASH_TIME 0.00000000264083
  78. // Icarus Rev3 doesn't send a completion message when it finishes
  79. // the full nonce range, so to avoid being idle we must abort the
  80. // work (by starting a new work) shortly before it finishes
  81. //
  82. // Thus we need to estimate 2 things:
  83. // 1) How many hashes were done if the work was aborted
  84. // 2) How high can the timeout be before the Icarus is idle,
  85. // to minimise the number of work started
  86. // We set 2) to 'the calculated estimate' - 1
  87. // to ensure the estimate ends before idle
  88. //
  89. // The simple calculation used is:
  90. // Tn = Total time in seconds to calculate n hashes
  91. // Hs = seconds per hash
  92. // Xn = number of hashes
  93. // W = code overhead per work
  94. //
  95. // Rough but reasonable estimate:
  96. // Tn = Hs * Xn + W (of the form y = mx + b)
  97. //
  98. // Thus:
  99. // Line of best fit (using least squares)
  100. //
  101. // Hs = (n*Sum(XiTi)-Sum(Xi)*Sum(Ti))/(n*Sum(Xi^2)-Sum(Xi)^2)
  102. // W = Sum(Ti)/n - (Hs*Sum(Xi))/n
  103. //
  104. // N.B. W is less when aborting work since we aren't waiting for the reply
  105. // to be transferred back (ICARUS_READ_TIME)
  106. // Calculating the hashes aborted at n seconds is thus just n/Hs
  107. // (though this is still a slight overestimate due to code delays)
  108. //
  109. // Both below must be exceeded to complete a set of data
  110. // Minimum how long after the first, the last data point must be
  111. #define HISTORY_SEC 60
  112. // Minimum how many points a single ICARUS_HISTORY should have
  113. #define MIN_DATA_COUNT 5
  114. // The value above used is doubled each history until it exceeds:
  115. #define MAX_MIN_DATA_COUNT 100
  116. #if (TIME_FACTOR != 10)
  117. #error TIME_FACTOR must be 10
  118. #endif
  119. static struct timeval history_sec = { HISTORY_SEC, 0 };
  120. static const char *MODE_DEFAULT_STR = "default";
  121. static const char *MODE_SHORT_STR = "short";
  122. static const char *MODE_LONG_STR = "long";
  123. static const char *MODE_VALUE_STR = "value";
  124. static const char *MODE_UNKNOWN_STR = "unknown";
  125. #define END_CONDITION 0x0000ffff
  126. #define DEFAULT_DETECT_THRESHOLD 1
  127. // Looking for options in --icarus-timing and --icarus-options:
  128. //
  129. // Code increments this each time we start to look at a device
  130. // However, this means that if other devices are checked by
  131. // the Icarus code (e.g. BFL) they will count in the option offset
  132. //
  133. // This, however, is deterministic so that's OK
  134. //
  135. // If we were to increment after successfully finding an Icarus
  136. // that would be random since an Icarus may fail and thus we'd
  137. // not be able to predict the option order
  138. //
  139. // This also assumes that serial_detect() checks them sequentially
  140. // and in the order specified on the command line
  141. //
  142. static int option_offset = -1;
  143. struct device_api icarus_api;
  144. extern void convert_icarus_to_cairnsmore(struct cgpu_info *);
  145. static void rev(unsigned char *s, size_t l)
  146. {
  147. size_t i, j;
  148. unsigned char t;
  149. for (i = 0, j = l - 1; i < j; i++, j--) {
  150. t = s[i];
  151. s[i] = s[j];
  152. s[j] = t;
  153. }
  154. }
  155. #define icarus_open2(devpath, baud, purge) serial_open(devpath, baud, ICARUS_READ_FAULT_DECISECONDS, purge)
  156. #define icarus_open(devpath, baud) icarus_open2(devpath, baud, false)
  157. #define ICA_GETS_ERROR -1
  158. #define ICA_GETS_OK 0
  159. #define ICA_GETS_RESTART 1
  160. #define ICA_GETS_TIMEOUT 2
  161. int icarus_gets(unsigned char *buf, int fd, struct timeval *tv_finish, struct thr_info *thr, int read_count)
  162. {
  163. ssize_t ret = 0;
  164. int rc = 0;
  165. int epollfd = -1;
  166. int epoll_timeout = ICARUS_READ_FAULT_DECISECONDS * 100;
  167. int read_amount = ICARUS_READ_SIZE;
  168. bool first = true;
  169. #ifdef HAVE_EPOLL
  170. struct epoll_event ev = {
  171. .events = EPOLLIN,
  172. .data.fd = fd,
  173. };
  174. struct epoll_event evr[2];
  175. if (thr && thr->work_restart_notifier[1] != -1) {
  176. epollfd = epoll_create(2);
  177. if (epollfd != -1) {
  178. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, fd, &ev)) {
  179. close(epollfd);
  180. epollfd = -1;
  181. }
  182. {
  183. ev.data.fd = thr->work_restart_notifier[0];
  184. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, thr->work_restart_notifier[0], &ev))
  185. applog(LOG_ERR, "Icarus: Error adding work restart fd to epoll");
  186. else
  187. {
  188. epoll_timeout *= read_count;
  189. read_count = 1;
  190. }
  191. }
  192. }
  193. else
  194. applog(LOG_ERR, "Icarus: Error creating epoll");
  195. }
  196. #endif
  197. // Read reply 1 byte at a time to get earliest tv_finish
  198. while (true) {
  199. #ifdef HAVE_EPOLL
  200. if (epollfd != -1 && (ret = epoll_wait(epollfd, evr, 2, epoll_timeout)) != -1)
  201. {
  202. if (ret == 1 && evr[0].data.fd == fd)
  203. ret = read(fd, buf, 1);
  204. else
  205. {
  206. if (ret)
  207. notifier_read(thr->work_restart_notifier);
  208. ret = 0;
  209. }
  210. }
  211. else
  212. #endif
  213. ret = read(fd, buf, 1);
  214. if (ret < 0)
  215. return ICA_GETS_ERROR;
  216. if (first)
  217. gettimeofday(tv_finish, NULL);
  218. if (ret >= read_amount)
  219. {
  220. if (epollfd != -1)
  221. close(epollfd);
  222. return ICA_GETS_OK;
  223. }
  224. if (ret > 0) {
  225. buf += ret;
  226. read_amount -= ret;
  227. first = false;
  228. continue;
  229. }
  230. if (thr && thr->work_restart) {
  231. if (epollfd != -1)
  232. close(epollfd);
  233. if (opt_debug) {
  234. applog(LOG_DEBUG,
  235. "Icarus Read: Interrupted by work restart");
  236. }
  237. return ICA_GETS_RESTART;
  238. }
  239. rc++;
  240. if (rc >= read_count) {
  241. if (epollfd != -1)
  242. close(epollfd);
  243. if (opt_debug) {
  244. applog(LOG_DEBUG,
  245. "Icarus Read: No data in %.2f seconds",
  246. (float)rc * epoll_timeout / 1000.);
  247. }
  248. return ICA_GETS_TIMEOUT;
  249. }
  250. }
  251. }
  252. static int icarus_write(int fd, const void *buf, size_t bufLen)
  253. {
  254. size_t ret;
  255. ret = write(fd, buf, bufLen);
  256. if (unlikely(ret != bufLen))
  257. return 1;
  258. return 0;
  259. }
  260. #define icarus_close(fd) close(fd)
  261. static void do_icarus_close(struct thr_info *thr)
  262. {
  263. struct cgpu_info *icarus = thr->cgpu;
  264. icarus_close(icarus->device_fd);
  265. icarus->device_fd = -1;
  266. }
  267. static const char *timing_mode_str(enum timing_mode timing_mode)
  268. {
  269. switch(timing_mode) {
  270. case MODE_DEFAULT:
  271. return MODE_DEFAULT_STR;
  272. case MODE_SHORT:
  273. return MODE_SHORT_STR;
  274. case MODE_LONG:
  275. return MODE_LONG_STR;
  276. case MODE_VALUE:
  277. return MODE_VALUE_STR;
  278. default:
  279. return MODE_UNKNOWN_STR;
  280. }
  281. }
  282. static void set_timing_mode(int this_option_offset, struct cgpu_info *icarus)
  283. {
  284. struct ICARUS_INFO *info = icarus->cgpu_data;
  285. double Hs;
  286. char buf[BUFSIZ+1];
  287. char *ptr, *comma, *eq;
  288. size_t max;
  289. int i;
  290. if (opt_icarus_timing == NULL)
  291. buf[0] = '\0';
  292. else {
  293. ptr = opt_icarus_timing;
  294. for (i = 0; i < this_option_offset; i++) {
  295. comma = strchr(ptr, ',');
  296. if (comma == NULL)
  297. break;
  298. ptr = comma + 1;
  299. }
  300. comma = strchr(ptr, ',');
  301. if (comma == NULL)
  302. max = strlen(ptr);
  303. else
  304. max = comma - ptr;
  305. if (max > BUFSIZ)
  306. max = BUFSIZ;
  307. strncpy(buf, ptr, max);
  308. buf[max] = '\0';
  309. }
  310. info->read_count = 0;
  311. if (strcasecmp(buf, MODE_SHORT_STR) == 0) {
  312. info->read_count = ICARUS_READ_COUNT_TIMING;
  313. info->timing_mode = MODE_SHORT;
  314. info->do_icarus_timing = true;
  315. } else if (strcasecmp(buf, MODE_LONG_STR) == 0) {
  316. info->read_count = ICARUS_READ_COUNT_TIMING;
  317. info->timing_mode = MODE_LONG;
  318. info->do_icarus_timing = true;
  319. } else if ((Hs = atof(buf)) != 0) {
  320. info->Hs = Hs / NANOSEC;
  321. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  322. if ((eq = strchr(buf, '=')) != NULL)
  323. info->read_count = atoi(eq+1);
  324. if (info->read_count < 1)
  325. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  326. if (unlikely(info->read_count < 1))
  327. info->read_count = 1;
  328. info->timing_mode = MODE_VALUE;
  329. info->do_icarus_timing = false;
  330. } else {
  331. // Anything else in buf just uses DEFAULT mode
  332. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  333. if ((eq = strchr(buf, '=')) != NULL)
  334. info->read_count = atoi(eq+1);
  335. int def_read_count = ICARUS_READ_COUNT_TIMING;
  336. if (info->timing_mode == MODE_DEFAULT) {
  337. if (icarus->api == &icarus_api) {
  338. info->do_default_detection = 0x10;
  339. } else {
  340. def_read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  341. }
  342. info->do_icarus_timing = false;
  343. }
  344. if (info->read_count < 1)
  345. info->read_count = def_read_count;
  346. }
  347. info->min_data_count = MIN_DATA_COUNT;
  348. applog(LOG_DEBUG, "%"PRIpreprv": Init: mode=%s read_count=%d Hs=%e",
  349. icarus->proc_repr,
  350. timing_mode_str(info->timing_mode), info->read_count, info->Hs);
  351. }
  352. static uint32_t mask(int work_division)
  353. {
  354. uint32_t nonce_mask = 0x7fffffff;
  355. // yes we can calculate these, but this way it's easy to see what they are
  356. switch (work_division) {
  357. case 1:
  358. nonce_mask = 0xffffffff;
  359. break;
  360. case 2:
  361. nonce_mask = 0x7fffffff;
  362. break;
  363. case 4:
  364. nonce_mask = 0x3fffffff;
  365. break;
  366. case 8:
  367. nonce_mask = 0x1fffffff;
  368. break;
  369. default:
  370. quit(1, "Invalid2 icarus-options for work_division (%d) must be 1, 2, 4 or 8", work_division);
  371. }
  372. return nonce_mask;
  373. }
  374. static void get_options(int this_option_offset, struct ICARUS_INFO *info)
  375. {
  376. int *baud = &info->baud;
  377. int *work_division = &info->work_division;
  378. int *fpga_count = &info->fpga_count;
  379. char buf[BUFSIZ+1];
  380. char *ptr, *comma, *colon, *colon2;
  381. size_t max;
  382. int i, tmp;
  383. if (opt_icarus_options == NULL)
  384. buf[0] = '\0';
  385. else {
  386. ptr = opt_icarus_options;
  387. for (i = 0; i < this_option_offset; i++) {
  388. comma = strchr(ptr, ',');
  389. if (comma == NULL)
  390. break;
  391. ptr = comma + 1;
  392. }
  393. comma = strchr(ptr, ',');
  394. if (comma == NULL)
  395. max = strlen(ptr);
  396. else
  397. max = comma - ptr;
  398. if (max > BUFSIZ)
  399. max = BUFSIZ;
  400. strncpy(buf, ptr, max);
  401. buf[max] = '\0';
  402. }
  403. if (*buf) {
  404. colon = strchr(buf, ':');
  405. if (colon)
  406. *(colon++) = '\0';
  407. if (*buf) {
  408. tmp = atoi(buf);
  409. switch (tmp) {
  410. case 115200:
  411. *baud = 115200;
  412. break;
  413. case 57600:
  414. *baud = 57600;
  415. break;
  416. default:
  417. quit(1, "Invalid icarus-options for baud (%s) must be 115200 or 57600", buf);
  418. }
  419. }
  420. if (colon && *colon) {
  421. colon2 = strchr(colon, ':');
  422. if (colon2)
  423. *(colon2++) = '\0';
  424. if (*colon) {
  425. info->user_set |= 1;
  426. tmp = atoi(colon);
  427. if (tmp == 1 || tmp == 2 || tmp == 4 || tmp == 8) {
  428. *work_division = tmp;
  429. *fpga_count = tmp; // default to the same
  430. } else {
  431. quit(1, "Invalid icarus-options for work_division (%s) must be 1, 2, 4 or 8", colon);
  432. }
  433. }
  434. if (colon2 && *colon2) {
  435. colon = strchr(colon2, ':');
  436. if (colon)
  437. *(colon++) = '\0';
  438. if (*colon2) {
  439. info->user_set |= 2;
  440. tmp = atoi(colon2);
  441. if (tmp > 0 && tmp <= *work_division)
  442. *fpga_count = tmp;
  443. else {
  444. quit(1, "Invalid icarus-options for fpga_count (%s) must be >0 and <=work_division (%d)", colon2, *work_division);
  445. }
  446. }
  447. if (colon && *colon) {
  448. colon2 = strchr(colon, '-') ?: "";
  449. if (*colon2)
  450. *(colon2++) = '\0';
  451. if (strchr(colon, 'r'))
  452. info->quirk_reopen = 2;
  453. if (strchr(colon2, 'r'))
  454. info->quirk_reopen = 0;
  455. }
  456. }
  457. }
  458. }
  459. }
  460. bool icarus_detect_custom(const char *devpath, struct device_api *api, struct ICARUS_INFO *info)
  461. {
  462. int this_option_offset = ++option_offset;
  463. struct timeval tv_start, tv_finish;
  464. int fd;
  465. // Block 171874 nonce = (0xa2870100) = 0x000187a2
  466. // N.B. golden_ob MUST take less time to calculate
  467. // than the timeout set in icarus_open()
  468. // This one takes ~0.53ms on Rev3 Icarus
  469. const char golden_ob[] =
  470. "4679ba4ec99876bf4bfe086082b40025"
  471. "4df6c356451471139a3afa71e48f544a"
  472. "00000000000000000000000000000000"
  473. "0000000087320b1a1426674f2fa722ce";
  474. /* NOTE: This gets sent to basically every port specified in --scan-serial,
  475. * even ones that aren't Icarus; be sure they can all handle it, when
  476. * this is changed...
  477. * BitForce: Ignores entirely
  478. * ModMiner: Starts (useless) work, gets back to clean state
  479. */
  480. const char golden_nonce[] = "000187a2";
  481. const uint32_t golden_nonce_val = 0x000187a2;
  482. unsigned char ob_bin[64], nonce_bin[ICARUS_READ_SIZE];
  483. char *nonce_hex;
  484. get_options(this_option_offset, info);
  485. int baud = info->baud;
  486. int work_division = info->work_division;
  487. int fpga_count = info->fpga_count;
  488. applog(LOG_DEBUG, "Icarus Detect: Attempting to open %s", devpath);
  489. fd = icarus_open2(devpath, baud, true);
  490. if (unlikely(fd == -1)) {
  491. applog(LOG_DEBUG, "Icarus Detect: Failed to open %s", devpath);
  492. return false;
  493. }
  494. hex2bin(ob_bin, golden_ob, sizeof(ob_bin));
  495. icarus_write(fd, ob_bin, sizeof(ob_bin));
  496. gettimeofday(&tv_start, NULL);
  497. memset(nonce_bin, 0, sizeof(nonce_bin));
  498. icarus_gets(nonce_bin, fd, &tv_finish, NULL, 1);
  499. icarus_close(fd);
  500. nonce_hex = bin2hex(nonce_bin, sizeof(nonce_bin));
  501. if (strncmp(nonce_hex, golden_nonce, 8)) {
  502. applog(LOG_DEBUG,
  503. "Icarus Detect: "
  504. "Test failed at %s: get %s, should: %s",
  505. devpath, nonce_hex, golden_nonce);
  506. free(nonce_hex);
  507. return false;
  508. }
  509. applog(LOG_DEBUG,
  510. "Icarus Detect: "
  511. "Test succeeded at %s: got %s",
  512. devpath, nonce_hex);
  513. free(nonce_hex);
  514. if (serial_claim(devpath, api)) {
  515. const char *claimedby = serial_claim(devpath, api)->dname;
  516. applog(LOG_DEBUG, "Icarus device %s already claimed by other driver: %s", devpath, claimedby);
  517. return false;
  518. }
  519. /* We have a real Icarus! */
  520. struct cgpu_info *icarus;
  521. icarus = calloc(1, sizeof(struct cgpu_info));
  522. icarus->api = api;
  523. icarus->device_path = strdup(devpath);
  524. icarus->device_fd = -1;
  525. icarus->threads = 1;
  526. add_cgpu(icarus);
  527. applog(LOG_INFO, "Found %"PRIpreprv" at %s",
  528. icarus->proc_repr,
  529. devpath);
  530. applog(LOG_DEBUG, "%"PRIpreprv": Init: baud=%d work_division=%d fpga_count=%d",
  531. icarus->proc_repr,
  532. baud, work_division, fpga_count);
  533. icarus->cgpu_data = info;
  534. info->nonce_mask = mask(work_division);
  535. info->golden_hashes = (golden_nonce_val & info->nonce_mask) * fpga_count;
  536. timersub(&tv_finish, &tv_start, &(info->golden_tv));
  537. set_timing_mode(this_option_offset, icarus);
  538. return true;
  539. }
  540. static bool icarus_detect_one(const char *devpath)
  541. {
  542. struct ICARUS_INFO *info = calloc(1, sizeof(struct ICARUS_INFO));
  543. if (unlikely(!info))
  544. quit(1, "Failed to malloc ICARUS_INFO");
  545. info->baud = ICARUS_IO_SPEED;
  546. info->work_division = 2;
  547. info->fpga_count = 2;
  548. info->quirk_reopen = 1;
  549. info->Hs = ICARUS_REV3_HASH_TIME;
  550. info->timing_mode = MODE_DEFAULT;
  551. if (!icarus_detect_custom(devpath, &icarus_api, info)) {
  552. free(info);
  553. return false;
  554. }
  555. return true;
  556. }
  557. static void icarus_detect()
  558. {
  559. serial_detect(&icarus_api, icarus_detect_one);
  560. }
  561. static bool icarus_prepare(struct thr_info *thr)
  562. {
  563. struct cgpu_info *icarus = thr->cgpu;
  564. struct ICARUS_INFO *info = icarus->cgpu_data;
  565. struct timeval now;
  566. icarus->device_fd = -1;
  567. int fd = icarus_open2(icarus->device_path, info->baud, true);
  568. if (unlikely(-1 == fd)) {
  569. applog(LOG_ERR, "Failed to open Icarus on %s",
  570. icarus->device_path);
  571. return false;
  572. }
  573. icarus->device_fd = fd;
  574. applog(LOG_INFO, "Opened Icarus on %s", icarus->device_path);
  575. gettimeofday(&now, NULL);
  576. get_datestamp(icarus->init, &now);
  577. struct icarus_state *state;
  578. thr->cgpu_data = state = calloc(1, sizeof(*state));
  579. state->firstrun = true;
  580. #ifdef HAVE_EPOLL
  581. int epollfd = epoll_create(2);
  582. if (epollfd != -1)
  583. {
  584. close(epollfd);
  585. notifier_init(thr->work_restart_notifier);
  586. }
  587. #endif
  588. icarus->status = LIFE_INIT2;
  589. return true;
  590. }
  591. static bool icarus_reopen(struct cgpu_info *icarus, struct icarus_state *state, int *fdp)
  592. {
  593. struct ICARUS_INFO *info = icarus->cgpu_data;
  594. // Reopen the serial port to workaround a USB-host-chipset-specific issue with the Icarus's buggy USB-UART
  595. icarus_close(icarus->device_fd);
  596. *fdp = icarus->device_fd = icarus_open(icarus->device_path, info->baud);
  597. if (unlikely(-1 == *fdp)) {
  598. applog(LOG_ERR, "%"PRIpreprv": Failed to reopen on %s", icarus->proc_repr, icarus->device_path);
  599. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  600. state->firstrun = true;
  601. return false;
  602. }
  603. return true;
  604. }
  605. static bool icarus_start_work(struct thr_info *thr, const unsigned char *ob_bin)
  606. {
  607. struct cgpu_info *icarus = thr->cgpu;
  608. struct icarus_state *state = thr->cgpu_data;
  609. int fd = icarus->device_fd;
  610. int ret;
  611. char *ob_hex;
  612. gettimeofday(&state->tv_workstart, NULL);
  613. ret = icarus_write(fd, ob_bin, 64);
  614. if (ret) {
  615. do_icarus_close(thr);
  616. applog(LOG_ERR, "ICA%i: Comms error", icarus->device_id);
  617. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  618. return false; /* This should never happen */
  619. }
  620. if (opt_debug) {
  621. ob_hex = bin2hex(ob_bin, 64);
  622. applog(LOG_DEBUG, "%"PRIpreprv" sent: %s",
  623. icarus->proc_repr,
  624. ob_hex);
  625. free(ob_hex);
  626. }
  627. return true;
  628. }
  629. static int64_t icarus_scanhash(struct thr_info *thr, struct work *work,
  630. __maybe_unused int64_t max_nonce)
  631. {
  632. struct cgpu_info *icarus;
  633. int fd;
  634. int ret;
  635. struct ICARUS_INFO *info;
  636. unsigned char ob_bin[64] = {0}, nonce_bin[ICARUS_READ_SIZE] = {0};
  637. uint32_t nonce;
  638. int64_t hash_count;
  639. struct timeval tv_start, elapsed;
  640. struct timeval tv_history_start, tv_history_finish;
  641. double Ti, Xi;
  642. int curr_hw_errors, i;
  643. bool was_hw_error;
  644. bool was_first_run;
  645. struct ICARUS_HISTORY *history0, *history;
  646. int count;
  647. double Hs, W, fullnonce;
  648. int read_count;
  649. int64_t estimate_hashes;
  650. uint32_t values;
  651. int64_t hash_count_range;
  652. elapsed.tv_sec = elapsed.tv_usec = 0;
  653. icarus = thr->cgpu;
  654. struct icarus_state *state = thr->cgpu_data;
  655. was_first_run = state->firstrun;
  656. // Prepare the next work immediately
  657. memcpy(ob_bin, work->midstate, 32);
  658. memcpy(ob_bin + 52, work->data + 64, 12);
  659. if (!(memcmp(&ob_bin[56], "\xff\xff\xff\xff", 4)
  660. || memcmp(&ob_bin, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0", 32))) {
  661. // This sequence is used on cairnsmore bitstreams for commands, NEVER send it otherwise
  662. applog(LOG_WARNING, "%"PRIpreprv": Received job attempting to send a command, corrupting it!",
  663. icarus->proc_repr);
  664. ob_bin[56] = 0;
  665. }
  666. rev(ob_bin, 32);
  667. rev(ob_bin + 52, 12);
  668. // Wait for the previous run's result
  669. fd = icarus->device_fd;
  670. info = icarus->cgpu_data;
  671. if (!state->firstrun) {
  672. if (state->changework)
  673. {
  674. state->changework = false;
  675. ret = ICA_GETS_RESTART;
  676. }
  677. else
  678. {
  679. /* Icarus will return 4 bytes (ICARUS_READ_SIZE) nonces or nothing */
  680. ret = icarus_gets(nonce_bin, fd, &state->tv_workfinish, thr, info->read_count);
  681. switch (ret) {
  682. case ICA_GETS_RESTART:
  683. // The prepared work is invalid, and the current work is abandoned
  684. // Go back to the main loop to get the next work, and stuff
  685. // Returning to the main loop will clear work_restart, so use a flag...
  686. state->changework = true;
  687. return 0;
  688. case ICA_GETS_ERROR:
  689. do_icarus_close(thr);
  690. applog(LOG_ERR, "ICA%i: Comms error", icarus->device_id);
  691. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  692. if (!icarus_reopen(icarus, state, &fd))
  693. return -1;
  694. break;
  695. case ICA_GETS_TIMEOUT:
  696. if (info->quirk_reopen == 1 && !icarus_reopen(icarus, state, &fd))
  697. return -1;
  698. case ICA_GETS_OK:
  699. break;
  700. }
  701. }
  702. tv_start = state->tv_workstart;
  703. timersub(&state->tv_workfinish, &tv_start, &elapsed);
  704. }
  705. else
  706. if (fd == -1 && !icarus_reopen(icarus, state, &fd))
  707. return -1;
  708. #ifndef WIN32
  709. tcflush(fd, TCOFLUSH);
  710. #endif
  711. memcpy(&nonce, nonce_bin, sizeof(nonce_bin));
  712. nonce = be32toh(nonce);
  713. // Handle dynamic clocking for "subclass" devices
  714. // This needs to run before sending next job, since it hashes the command too
  715. if (info->dclk.freqM && likely(!was_first_run)) {
  716. int qsec = ((4 * elapsed.tv_sec) + (elapsed.tv_usec / 250000)) ?: 1;
  717. for (int n = qsec; n; --n)
  718. dclk_gotNonces(&info->dclk);
  719. if (nonce && !test_nonce(&state->last_work, nonce, false))
  720. dclk_errorCount(&info->dclk, qsec);
  721. dclk_preUpdate(&info->dclk);
  722. dclk_updateFreq(&info->dclk, info->dclk_change_clock_func, thr);
  723. }
  724. if (!icarus_start_work(thr, ob_bin))
  725. /* This should never happen */
  726. state->firstrun = true;
  727. if (info->quirk_reopen == 2 && !icarus_reopen(icarus, state, &fd))
  728. state->firstrun = true;
  729. work->blk.nonce = 0xffffffff;
  730. if (was_first_run) {
  731. state->firstrun = false;
  732. __copy_work(&state->last_work, work);
  733. return 0;
  734. }
  735. // OK, done starting Icarus's next job... now process the last run's result!
  736. // aborted before becoming idle, get new work
  737. if (ret == ICA_GETS_TIMEOUT || ret == ICA_GETS_RESTART) {
  738. __copy_work(&state->last_work, work);
  739. // ONLY up to just when it aborted
  740. // We didn't read a reply so we don't subtract ICARUS_READ_TIME
  741. estimate_hashes = ((double)(elapsed.tv_sec)
  742. + ((double)(elapsed.tv_usec))/((double)1000000)) / info->Hs;
  743. // If some Serial-USB delay allowed the full nonce range to
  744. // complete it can't have done more than a full nonce
  745. if (unlikely(estimate_hashes > 0xffffffff))
  746. estimate_hashes = 0xffffffff;
  747. if (opt_debug) {
  748. applog(LOG_DEBUG, "%"PRIpreprv" no nonce = 0x%08"PRIx64" hashes (%"PRId64".%06lus)",
  749. icarus->proc_repr,
  750. (uint64_t)estimate_hashes,
  751. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  752. }
  753. return estimate_hashes;
  754. }
  755. curr_hw_errors = icarus->hw_errors;
  756. submit_nonce(thr, &state->last_work, nonce);
  757. was_hw_error = (curr_hw_errors > icarus->hw_errors);
  758. __copy_work(&state->last_work, work);
  759. // Force a USB close/reopen on any hw error
  760. if (was_hw_error)
  761. if (info->quirk_reopen != 2) {
  762. if (!icarus_reopen(icarus, state, &fd))
  763. state->firstrun = true;
  764. // Some devices (Cairnsmore1, for example) abort hashing when reopened, so send the job again
  765. if (!icarus_start_work(thr, ob_bin))
  766. state->firstrun = true;
  767. }
  768. hash_count = (nonce & info->nonce_mask);
  769. hash_count++;
  770. hash_count *= info->fpga_count;
  771. if (opt_debug) {
  772. applog(LOG_DEBUG, "%"PRIpreprv" nonce = 0x%08x = 0x%08" PRIx64 " hashes (%"PRId64".%06lus)",
  773. icarus->proc_repr,
  774. nonce,
  775. (uint64_t)hash_count,
  776. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  777. }
  778. if (info->do_default_detection && elapsed.tv_sec >= DEFAULT_DETECT_THRESHOLD) {
  779. int MHs = (double)hash_count / ((double)elapsed.tv_sec * 1e6 + (double)elapsed.tv_usec);
  780. --info->do_default_detection;
  781. applog(LOG_DEBUG, "%"PRIpreprv": Autodetect device speed: %d MH/s", icarus->proc_repr, MHs);
  782. if (MHs <= 370 || MHs > 420) {
  783. // Not a real Icarus: enable short timing
  784. applog(LOG_WARNING, "%"PRIpreprv": Seems too %s to be an Icarus; calibrating with short timing", icarus->proc_repr, MHs>380?"fast":"slow");
  785. info->timing_mode = MODE_SHORT;
  786. info->do_icarus_timing = true;
  787. info->do_default_detection = 0;
  788. }
  789. else
  790. if (MHs <= 380) {
  791. // Real Icarus?
  792. if (!info->do_default_detection) {
  793. applog(LOG_DEBUG, "%"PRIpreprv": Seems to be a real Icarus", icarus->proc_repr);
  794. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  795. }
  796. }
  797. else
  798. if (MHs <= 420) {
  799. // Enterpoint Cairnsmore1
  800. size_t old_repr_len = strlen(icarus->proc_repr);
  801. char old_repr[old_repr_len + 1];
  802. strcpy(old_repr, icarus->proc_repr);
  803. convert_icarus_to_cairnsmore(icarus);
  804. info->do_default_detection = 0;
  805. applog(LOG_WARNING, "%"PRIpreprv": Detected Cairnsmore1 device, upgrading driver to %"PRIpreprv, old_repr, icarus->proc_repr);
  806. }
  807. }
  808. // ignore possible end condition values ... and hw errors
  809. if (info->do_icarus_timing
  810. && !was_hw_error
  811. && ((nonce & info->nonce_mask) > END_CONDITION)
  812. && ((nonce & info->nonce_mask) < (info->nonce_mask & ~END_CONDITION))) {
  813. gettimeofday(&tv_history_start, NULL);
  814. history0 = &(info->history[0]);
  815. if (history0->values == 0)
  816. timeradd(&tv_start, &history_sec, &(history0->finish));
  817. Ti = (double)(elapsed.tv_sec)
  818. + ((double)(elapsed.tv_usec))/((double)1000000)
  819. - ((double)ICARUS_READ_TIME(info->baud));
  820. Xi = (double)hash_count;
  821. history0->sumXiTi += Xi * Ti;
  822. history0->sumXi += Xi;
  823. history0->sumTi += Ti;
  824. history0->sumXi2 += Xi * Xi;
  825. history0->values++;
  826. if (history0->hash_count_max < hash_count)
  827. history0->hash_count_max = hash_count;
  828. if (history0->hash_count_min > hash_count || history0->hash_count_min == 0)
  829. history0->hash_count_min = hash_count;
  830. if (history0->values >= info->min_data_count
  831. && timercmp(&tv_start, &(history0->finish), >)) {
  832. for (i = INFO_HISTORY; i > 0; i--)
  833. memcpy(&(info->history[i]),
  834. &(info->history[i-1]),
  835. sizeof(struct ICARUS_HISTORY));
  836. // Initialise history0 to zero for summary calculation
  837. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  838. // We just completed a history data set
  839. // So now recalc read_count based on the whole history thus we will
  840. // initially get more accurate until it completes INFO_HISTORY
  841. // total data sets
  842. count = 0;
  843. for (i = 1 ; i <= INFO_HISTORY; i++) {
  844. history = &(info->history[i]);
  845. if (history->values >= MIN_DATA_COUNT) {
  846. count++;
  847. history0->sumXiTi += history->sumXiTi;
  848. history0->sumXi += history->sumXi;
  849. history0->sumTi += history->sumTi;
  850. history0->sumXi2 += history->sumXi2;
  851. history0->values += history->values;
  852. if (history0->hash_count_max < history->hash_count_max)
  853. history0->hash_count_max = history->hash_count_max;
  854. if (history0->hash_count_min > history->hash_count_min || history0->hash_count_min == 0)
  855. history0->hash_count_min = history->hash_count_min;
  856. }
  857. }
  858. // All history data
  859. Hs = (history0->values*history0->sumXiTi - history0->sumXi*history0->sumTi)
  860. / (history0->values*history0->sumXi2 - history0->sumXi*history0->sumXi);
  861. W = history0->sumTi/history0->values - Hs*history0->sumXi/history0->values;
  862. hash_count_range = history0->hash_count_max - history0->hash_count_min;
  863. values = history0->values;
  864. // Initialise history0 to zero for next data set
  865. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  866. fullnonce = W + Hs * (((double)0xffffffff) + 1);
  867. read_count = (int)(fullnonce * TIME_FACTOR) - 1;
  868. info->Hs = Hs;
  869. info->read_count = read_count;
  870. info->fullnonce = fullnonce;
  871. info->count = count;
  872. info->W = W;
  873. info->values = values;
  874. info->hash_count_range = hash_count_range;
  875. if (info->min_data_count < MAX_MIN_DATA_COUNT)
  876. info->min_data_count *= 2;
  877. else if (info->timing_mode == MODE_SHORT)
  878. info->do_icarus_timing = false;
  879. // applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: read_count=%d fullnonce=%fs history count=%d Hs=%e W=%e values=%d hash range=0x%08lx min data count=%u", icarus->proc_repr, read_count, fullnonce, count, Hs, W, values, hash_count_range, info->min_data_count);
  880. applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: Hs=%e W=%e read_count=%d fullnonce=%.3fs",
  881. icarus->proc_repr,
  882. Hs, W, read_count, fullnonce);
  883. }
  884. info->history_count++;
  885. gettimeofday(&tv_history_finish, NULL);
  886. timersub(&tv_history_finish, &tv_history_start, &tv_history_finish);
  887. timeradd(&tv_history_finish, &(info->history_time), &(info->history_time));
  888. }
  889. return hash_count;
  890. }
  891. static struct api_data *icarus_api_stats(struct cgpu_info *cgpu)
  892. {
  893. struct api_data *root = NULL;
  894. struct ICARUS_INFO *info = cgpu->cgpu_data;
  895. // Warning, access to these is not locked - but we don't really
  896. // care since hashing performance is way more important than
  897. // locking access to displaying API debug 'stats'
  898. // If locking becomes an issue for any of them, use copy_data=true also
  899. root = api_add_int(root, "read_count", &(info->read_count), false);
  900. root = api_add_double(root, "fullnonce", &(info->fullnonce), false);
  901. root = api_add_int(root, "count", &(info->count), false);
  902. root = api_add_hs(root, "Hs", &(info->Hs), false);
  903. root = api_add_double(root, "W", &(info->W), false);
  904. root = api_add_uint(root, "total_values", &(info->values), false);
  905. root = api_add_uint64(root, "range", &(info->hash_count_range), false);
  906. root = api_add_uint64(root, "history_count", &(info->history_count), false);
  907. root = api_add_timeval(root, "history_time", &(info->history_time), false);
  908. root = api_add_uint(root, "min_data_count", &(info->min_data_count), false);
  909. root = api_add_uint(root, "timing_values", &(info->history[0].values), false);
  910. root = api_add_const(root, "timing_mode", timing_mode_str(info->timing_mode), false);
  911. root = api_add_bool(root, "is_timing", &(info->do_icarus_timing), false);
  912. root = api_add_int(root, "baud", &(info->baud), false);
  913. root = api_add_int(root, "work_division", &(info->work_division), false);
  914. root = api_add_int(root, "fpga_count", &(info->fpga_count), false);
  915. return root;
  916. }
  917. static void icarus_shutdown(struct thr_info *thr)
  918. {
  919. do_icarus_close(thr);
  920. free(thr->cgpu_data);
  921. }
  922. struct device_api icarus_api = {
  923. .dname = "icarus",
  924. .name = "ICA",
  925. .api_detect = icarus_detect,
  926. .get_api_stats = icarus_api_stats,
  927. .thread_prepare = icarus_prepare,
  928. .scanhash = icarus_scanhash,
  929. .thread_shutdown = icarus_shutdown,
  930. };