driver-icarus.c 39 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328
  1. /*
  2. * Copyright 2012-2013 Luke Dashjr
  3. * Copyright 2012 Xiangfu
  4. * Copyright 2012 Andrew Smith
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the Free
  8. * Software Foundation; either version 3 of the License, or (at your option)
  9. * any later version. See COPYING for more details.
  10. */
  11. /*
  12. * Those code should be works fine with V2 and V3 bitstream of Icarus.
  13. * Operation:
  14. * No detection implement.
  15. * Input: 64B = 32B midstate + 20B fill bytes + last 12 bytes of block head.
  16. * Return: send back 32bits immediately when Icarus found a valid nonce.
  17. * no query protocol implemented here, if no data send back in ~11.3
  18. * seconds (full cover time on 32bit nonce range by 380MH/s speed)
  19. * just send another work.
  20. * Notice:
  21. * 1. Icarus will start calculate when you push a work to them, even they
  22. * are busy.
  23. * 2. The 2 FPGAs on Icarus will distribute the job, one will calculate the
  24. * 0 ~ 7FFFFFFF, another one will cover the 80000000 ~ FFFFFFFF.
  25. * 3. It's possible for 2 FPGAs both find valid nonce in the meantime, the 2
  26. * valid nonce will all be send back.
  27. * 4. Icarus will stop work when: a valid nonce has been found or 32 bits
  28. * nonce range is completely calculated.
  29. */
  30. #include "config.h"
  31. #include "miner.h"
  32. #include <limits.h>
  33. #include <pthread.h>
  34. #include <stdbool.h>
  35. #include <stdint.h>
  36. #include <stdio.h>
  37. #include <sys/time.h>
  38. #include <sys/types.h>
  39. #include <dirent.h>
  40. #include <unistd.h>
  41. #ifndef WIN32
  42. #include <termios.h>
  43. #include <sys/stat.h>
  44. #include <fcntl.h>
  45. #ifndef O_CLOEXEC
  46. #define O_CLOEXEC 0
  47. #endif
  48. #else
  49. #include <windows.h>
  50. #include <io.h>
  51. #endif
  52. #ifdef HAVE_SYS_EPOLL_H
  53. #include <sys/epoll.h>
  54. #define HAVE_EPOLL
  55. #endif
  56. #include "compat.h"
  57. #include "dynclock.h"
  58. #include "icarus-common.h"
  59. #include "lowl-vcom.h"
  60. // The serial I/O speed - Linux uses a define 'B115200' in bits/termios.h
  61. #define ICARUS_IO_SPEED 115200
  62. // The number of bytes in a nonce (always 4)
  63. // This is NOT the read-size for the Icarus driver
  64. // That is defined in ICARUS_INFO->read_size
  65. #define ICARUS_NONCE_SIZE 4
  66. #define ASSERT1(condition) __maybe_unused static char sizeof_uint32_t_must_be_4[(condition)?1:-1]
  67. ASSERT1(sizeof(uint32_t) == 4);
  68. #define ICARUS_READ_TIME(baud, read_size) ((double)read_size * (double)8.0 / (double)(baud))
  69. // Defined in deciseconds
  70. // There's no need to have this bigger, since the overhead/latency of extra work
  71. // is pretty small once you get beyond a 10s nonce range time and 10s also
  72. // means that nothing slower than 429MH/s can go idle so most icarus devices
  73. // will always mine without idling
  74. #define ICARUS_READ_COUNT_LIMIT_MAX 100
  75. // In timing mode: Default starting value until an estimate can be obtained
  76. // 5 seconds allows for up to a ~840MH/s device
  77. #define ICARUS_READ_COUNT_TIMING (5 * TIME_FACTOR)
  78. // For a standard Icarus REV3
  79. #define ICARUS_REV3_HASH_TIME 0.00000000264083
  80. // Icarus Rev3 doesn't send a completion message when it finishes
  81. // the full nonce range, so to avoid being idle we must abort the
  82. // work (by starting a new work) shortly before it finishes
  83. //
  84. // Thus we need to estimate 2 things:
  85. // 1) How many hashes were done if the work was aborted
  86. // 2) How high can the timeout be before the Icarus is idle,
  87. // to minimise the number of work started
  88. // We set 2) to 'the calculated estimate' - 1
  89. // to ensure the estimate ends before idle
  90. //
  91. // The simple calculation used is:
  92. // Tn = Total time in seconds to calculate n hashes
  93. // Hs = seconds per hash
  94. // Xn = number of hashes
  95. // W = code overhead per work
  96. //
  97. // Rough but reasonable estimate:
  98. // Tn = Hs * Xn + W (of the form y = mx + b)
  99. //
  100. // Thus:
  101. // Line of best fit (using least squares)
  102. //
  103. // Hs = (n*Sum(XiTi)-Sum(Xi)*Sum(Ti))/(n*Sum(Xi^2)-Sum(Xi)^2)
  104. // W = Sum(Ti)/n - (Hs*Sum(Xi))/n
  105. //
  106. // N.B. W is less when aborting work since we aren't waiting for the reply
  107. // to be transferred back (ICARUS_READ_TIME)
  108. // Calculating the hashes aborted at n seconds is thus just n/Hs
  109. // (though this is still a slight overestimate due to code delays)
  110. //
  111. // Both below must be exceeded to complete a set of data
  112. // Minimum how long after the first, the last data point must be
  113. #define HISTORY_SEC 60
  114. // Minimum how many points a single ICARUS_HISTORY should have
  115. #define MIN_DATA_COUNT 5
  116. // The value above used is doubled each history until it exceeds:
  117. #define MAX_MIN_DATA_COUNT 100
  118. #if (TIME_FACTOR != 10)
  119. #error TIME_FACTOR must be 10
  120. #endif
  121. static struct timeval history_sec = { HISTORY_SEC, 0 };
  122. static const char *MODE_DEFAULT_STR = "default";
  123. static const char *MODE_SHORT_STR = "short";
  124. static const char *MODE_SHORT_STREQ = "short=";
  125. static const char *MODE_LONG_STR = "long";
  126. static const char *MODE_LONG_STREQ = "long=";
  127. static const char *MODE_VALUE_STR = "value";
  128. static const char *MODE_UNKNOWN_STR = "unknown";
  129. #define END_CONDITION 0x0000ffff
  130. #define DEFAULT_DETECT_THRESHOLD 1
  131. BFG_REGISTER_DRIVER(icarus_drv)
  132. extern const struct bfg_set_device_definition icarus_set_device_funcs[];
  133. extern void convert_icarus_to_cairnsmore(struct cgpu_info *);
  134. static void rev(unsigned char *s, size_t l)
  135. {
  136. size_t i, j;
  137. unsigned char t;
  138. for (i = 0, j = l - 1; i < j; i++, j--) {
  139. t = s[i];
  140. s[i] = s[j];
  141. s[j] = t;
  142. }
  143. }
  144. #define icarus_open2(devpath, baud, purge) serial_open(devpath, baud, ICARUS_READ_FAULT_DECISECONDS, purge)
  145. #define icarus_open(devpath, baud) icarus_open2(devpath, baud, false)
  146. int icarus_gets(unsigned char *buf, int fd, struct timeval *tv_finish, struct thr_info *thr, int read_count, int read_size)
  147. {
  148. ssize_t ret = 0;
  149. int rc = 0;
  150. int epollfd = -1;
  151. int epoll_timeout = ICARUS_READ_FAULT_DECISECONDS * 100;
  152. int read_amount = read_size;
  153. bool first = true;
  154. #ifdef HAVE_EPOLL
  155. struct epoll_event ev = {
  156. .events = EPOLLIN,
  157. .data.fd = fd,
  158. };
  159. struct epoll_event evr[2];
  160. if (thr && thr->work_restart_notifier[1] != -1) {
  161. epollfd = epoll_create(2);
  162. if (epollfd != -1) {
  163. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, fd, &ev)) {
  164. close(epollfd);
  165. epollfd = -1;
  166. }
  167. {
  168. ev.data.fd = thr->work_restart_notifier[0];
  169. if (-1 == epoll_ctl(epollfd, EPOLL_CTL_ADD, thr->work_restart_notifier[0], &ev))
  170. applog(LOG_ERR, "Icarus: Error adding work restart fd to epoll");
  171. else
  172. {
  173. epoll_timeout *= read_count;
  174. read_count = 1;
  175. }
  176. }
  177. }
  178. else
  179. applog(LOG_ERR, "Icarus: Error creating epoll");
  180. }
  181. #endif
  182. // Read reply 1 byte at a time to get earliest tv_finish
  183. while (true) {
  184. #ifdef HAVE_EPOLL
  185. if (epollfd != -1 && (ret = epoll_wait(epollfd, evr, 2, epoll_timeout)) != -1)
  186. {
  187. if (ret == 1 && evr[0].data.fd == fd)
  188. ret = read(fd, buf, 1);
  189. else
  190. {
  191. if (ret)
  192. notifier_read(thr->work_restart_notifier);
  193. ret = 0;
  194. }
  195. }
  196. else
  197. #endif
  198. ret = read(fd, buf, 1);
  199. if (ret < 0)
  200. return ICA_GETS_ERROR;
  201. if (first)
  202. cgtime(tv_finish);
  203. if (ret >= read_amount)
  204. {
  205. if (epollfd != -1)
  206. close(epollfd);
  207. return ICA_GETS_OK;
  208. }
  209. if (ret > 0) {
  210. buf += ret;
  211. read_amount -= ret;
  212. first = false;
  213. continue;
  214. }
  215. if (thr && thr->work_restart) {
  216. if (epollfd != -1)
  217. close(epollfd);
  218. applog(LOG_DEBUG, "Icarus Read: Interrupted by work restart");
  219. return ICA_GETS_RESTART;
  220. }
  221. rc++;
  222. if (rc >= read_count) {
  223. if (epollfd != -1)
  224. close(epollfd);
  225. applog(LOG_DEBUG, "Icarus Read: No data in %.2f seconds",
  226. (float)rc * epoll_timeout / 1000.);
  227. return ICA_GETS_TIMEOUT;
  228. }
  229. }
  230. }
  231. int icarus_write(int fd, const void *buf, size_t bufLen)
  232. {
  233. size_t ret;
  234. if (unlikely(fd == -1))
  235. return 1;
  236. ret = write(fd, buf, bufLen);
  237. if (unlikely(ret != bufLen))
  238. return 1;
  239. return 0;
  240. }
  241. #define icarus_close(fd) serial_close(fd)
  242. static void do_icarus_close(struct thr_info *thr)
  243. {
  244. struct cgpu_info *icarus = thr->cgpu;
  245. const int fd = icarus->device_fd;
  246. if (fd == -1)
  247. return;
  248. icarus_close(fd);
  249. icarus->device_fd = -1;
  250. }
  251. static const char *timing_mode_str(enum timing_mode timing_mode)
  252. {
  253. switch(timing_mode) {
  254. case MODE_DEFAULT:
  255. return MODE_DEFAULT_STR;
  256. case MODE_SHORT:
  257. return MODE_SHORT_STR;
  258. case MODE_LONG:
  259. return MODE_LONG_STR;
  260. case MODE_VALUE:
  261. return MODE_VALUE_STR;
  262. default:
  263. return MODE_UNKNOWN_STR;
  264. }
  265. }
  266. static
  267. const char *icarus_set_timing(struct cgpu_info * const proc, const char * const optname, const char * const buf, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  268. {
  269. struct ICARUS_INFO * const info = proc->device_data;
  270. double Hs;
  271. char *eq;
  272. if (strcasecmp(buf, MODE_SHORT_STR) == 0) {
  273. // short
  274. info->read_count = ICARUS_READ_COUNT_TIMING;
  275. info->read_count_limit = 0; // 0 = no limit
  276. info->timing_mode = MODE_SHORT;
  277. info->do_icarus_timing = true;
  278. } else if (strncasecmp(buf, MODE_SHORT_STREQ, strlen(MODE_SHORT_STREQ)) == 0) {
  279. // short=limit
  280. info->read_count = ICARUS_READ_COUNT_TIMING;
  281. info->timing_mode = MODE_SHORT;
  282. info->do_icarus_timing = true;
  283. info->read_count_limit = atoi(&buf[strlen(MODE_SHORT_STREQ)]);
  284. if (info->read_count_limit < 0)
  285. info->read_count_limit = 0;
  286. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  287. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  288. } else if (strcasecmp(buf, MODE_LONG_STR) == 0) {
  289. // long
  290. info->read_count = ICARUS_READ_COUNT_TIMING;
  291. info->read_count_limit = 0; // 0 = no limit
  292. info->timing_mode = MODE_LONG;
  293. info->do_icarus_timing = true;
  294. } else if (strncasecmp(buf, MODE_LONG_STREQ, strlen(MODE_LONG_STREQ)) == 0) {
  295. // long=limit
  296. info->read_count = ICARUS_READ_COUNT_TIMING;
  297. info->timing_mode = MODE_LONG;
  298. info->do_icarus_timing = true;
  299. info->read_count_limit = atoi(&buf[strlen(MODE_LONG_STREQ)]);
  300. if (info->read_count_limit < 0)
  301. info->read_count_limit = 0;
  302. if (info->read_count_limit > ICARUS_READ_COUNT_LIMIT_MAX)
  303. info->read_count_limit = ICARUS_READ_COUNT_LIMIT_MAX;
  304. } else if ((Hs = atof(buf)) != 0) {
  305. // ns[=read_count]
  306. info->Hs = Hs / NANOSEC;
  307. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  308. info->read_count = 0;
  309. if ((eq = strchr(buf, '=')) != NULL)
  310. info->read_count = atoi(eq+1);
  311. if (info->read_count < 1)
  312. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  313. if (unlikely(info->read_count < 1))
  314. info->read_count = 1;
  315. info->read_count_limit = 0; // 0 = no limit
  316. info->timing_mode = MODE_VALUE;
  317. info->do_icarus_timing = false;
  318. } else {
  319. // Anything else in buf just uses DEFAULT mode
  320. info->fullnonce = info->Hs * (((double)0xffffffff) + 1);
  321. info->read_count = 0;
  322. if ((eq = strchr(buf, '=')) != NULL)
  323. info->read_count = atoi(eq+1);
  324. int def_read_count = ICARUS_READ_COUNT_TIMING;
  325. if (info->timing_mode == MODE_DEFAULT) {
  326. if (proc->drv == &icarus_drv) {
  327. info->do_default_detection = 0x10;
  328. } else {
  329. def_read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  330. }
  331. info->do_icarus_timing = false;
  332. }
  333. if (info->read_count < 1)
  334. info->read_count = def_read_count;
  335. info->read_count_limit = 0; // 0 = no limit
  336. }
  337. info->min_data_count = MIN_DATA_COUNT;
  338. applog(LOG_DEBUG, "%"PRIpreprv": Init: mode=%s read_count=%d limit=%dms Hs=%e",
  339. proc->proc_repr,
  340. timing_mode_str(info->timing_mode),
  341. info->read_count, info->read_count_limit, info->Hs);
  342. return NULL;
  343. }
  344. static uint32_t mask(int work_division)
  345. {
  346. uint32_t nonce_mask = 0x7fffffff;
  347. // yes we can calculate these, but this way it's easy to see what they are
  348. switch (work_division) {
  349. case 1:
  350. nonce_mask = 0xffffffff;
  351. break;
  352. case 2:
  353. nonce_mask = 0x7fffffff;
  354. break;
  355. case 4:
  356. nonce_mask = 0x3fffffff;
  357. break;
  358. case 8:
  359. nonce_mask = 0x1fffffff;
  360. break;
  361. default:
  362. quit(1, "Invalid2 work_division (%d) must be 1, 2, 4 or 8", work_division);
  363. }
  364. return nonce_mask;
  365. }
  366. // Number of bytes remaining after reading a nonce from Icarus
  367. int icarus_excess_nonce_size(int fd, struct ICARUS_INFO *info)
  368. {
  369. // How big a buffer?
  370. int excess_size = info->read_size - ICARUS_NONCE_SIZE;
  371. // Try to read one more to ensure the device doesn't return
  372. // more than we want for this driver
  373. excess_size++;
  374. unsigned char excess_bin[excess_size];
  375. // Read excess_size from Icarus
  376. struct timeval tv_now;
  377. timer_set_now(&tv_now);
  378. //icarus_gets(excess_bin, fd, &tv_now, NULL, 1, excess_size);
  379. int bytes_read = read(fd, excess_bin, excess_size);
  380. // Number of bytes that were still available
  381. return bytes_read;
  382. }
  383. bool icarus_detect_custom(const char *devpath, struct device_drv *api, struct ICARUS_INFO *info)
  384. {
  385. struct timeval tv_start, tv_finish;
  386. int fd;
  387. // Block 171874 nonce = (0xa2870100) = 0x000187a2
  388. // N.B. golden_ob MUST take less time to calculate
  389. // than the timeout set in icarus_open()
  390. // This one takes ~0.53ms on Rev3 Icarus
  391. const char golden_ob[] =
  392. "4679ba4ec99876bf4bfe086082b40025"
  393. "4df6c356451471139a3afa71e48f544a"
  394. "00000000000000000000000000000000"
  395. "0000000087320b1a1426674f2fa722ce";
  396. /* NOTE: This gets sent to basically every port specified in --scan-serial,
  397. * even ones that aren't Icarus; be sure they can all handle it, when
  398. * this is changed...
  399. * BitForce: Ignores entirely
  400. * ModMiner: Starts (useless) work, gets back to clean state
  401. */
  402. const char golden_nonce[] = "000187a2";
  403. unsigned char ob_bin[64], nonce_bin[ICARUS_NONCE_SIZE];
  404. char nonce_hex[(sizeof(nonce_bin) * 2) + 1];
  405. drv_set_defaults2(api, icarus_set_device_funcs, info);
  406. int baud = info->baud;
  407. int work_division = info->work_division;
  408. int fpga_count = info->fpga_count;
  409. applog(LOG_DEBUG, "Icarus Detect: Attempting to open %s", devpath);
  410. fd = icarus_open2(devpath, baud, true);
  411. if (unlikely(fd == -1)) {
  412. applog(LOG_DEBUG, "Icarus Detect: Failed to open %s", devpath);
  413. return false;
  414. }
  415. // Set a default so that individual drivers need not specify
  416. // e.g. Cairnsmore
  417. if (info->read_size == 0)
  418. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  419. hex2bin(ob_bin, golden_ob, sizeof(ob_bin));
  420. icarus_write(fd, ob_bin, sizeof(ob_bin));
  421. cgtime(&tv_start);
  422. memset(nonce_bin, 0, sizeof(nonce_bin));
  423. // Do not use info->read_size here, instead read exactly ICARUS_NONCE_SIZE
  424. // We will then compare the bytes left in fd with info->read_size to determine
  425. // if this is a valid device
  426. icarus_gets(nonce_bin, fd, &tv_finish, NULL, 1, ICARUS_NONCE_SIZE);
  427. // How many bytes were left after reading the above nonce
  428. int bytes_left = icarus_excess_nonce_size(fd, info);
  429. icarus_close(fd);
  430. bin2hex(nonce_hex, nonce_bin, sizeof(nonce_bin));
  431. if (strncmp(nonce_hex, golden_nonce, 8)) {
  432. applog(LOG_DEBUG,
  433. "Icarus Detect: "
  434. "Test failed at %s: get %s, should: %s",
  435. devpath, nonce_hex, golden_nonce);
  436. return false;
  437. }
  438. if (info->read_size - ICARUS_NONCE_SIZE != bytes_left)
  439. {
  440. applog(LOG_DEBUG,
  441. "Icarus Detect: "
  442. "Test failed at %s: expected %d bytes, got %d",
  443. devpath, info->read_size, ICARUS_NONCE_SIZE + bytes_left);
  444. return false;
  445. }
  446. applog(LOG_DEBUG,
  447. "Icarus Detect: "
  448. "Test succeeded at %s: got %s",
  449. devpath, nonce_hex);
  450. if (serial_claim_v(devpath, api))
  451. return false;
  452. /* We have a real Icarus! */
  453. struct cgpu_info *icarus;
  454. icarus = calloc(1, sizeof(struct cgpu_info));
  455. icarus->drv = api;
  456. icarus->device_path = strdup(devpath);
  457. icarus->device_fd = -1;
  458. icarus->threads = 1;
  459. icarus->set_device_funcs = icarus_set_device_funcs;
  460. add_cgpu(icarus);
  461. applog(LOG_INFO, "Found %"PRIpreprv" at %s",
  462. icarus->proc_repr,
  463. devpath);
  464. applog(LOG_DEBUG, "%"PRIpreprv": Init: baud=%d work_division=%d fpga_count=%d",
  465. icarus->proc_repr,
  466. baud, work_division, fpga_count);
  467. icarus->device_data = info;
  468. timersub(&tv_finish, &tv_start, &(info->golden_tv));
  469. return true;
  470. }
  471. static bool icarus_detect_one(const char *devpath)
  472. {
  473. struct ICARUS_INFO *info = calloc(1, sizeof(struct ICARUS_INFO));
  474. if (unlikely(!info))
  475. quit(1, "Failed to malloc ICARUS_INFO");
  476. // TODO: try some higher speeds with the Icarus and BFL to see
  477. // if they support them and if setting them makes any difference
  478. // N.B. B3000000 doesn't work on Icarus
  479. info->baud = ICARUS_IO_SPEED;
  480. info->reopen_mode = IRM_TIMEOUT;
  481. info->Hs = ICARUS_REV3_HASH_TIME;
  482. info->timing_mode = MODE_DEFAULT;
  483. info->read_size = ICARUS_DEFAULT_READ_SIZE;
  484. if (!icarus_detect_custom(devpath, &icarus_drv, info)) {
  485. free(info);
  486. return false;
  487. }
  488. return true;
  489. }
  490. static
  491. bool icarus_lowl_probe(const struct lowlevel_device_info * const info)
  492. {
  493. return vcom_lowl_probe_wrapper(info, icarus_detect_one);
  494. }
  495. static bool icarus_prepare(struct thr_info *thr)
  496. {
  497. struct cgpu_info *icarus = thr->cgpu;
  498. struct ICARUS_INFO *info = icarus->device_data;
  499. icarus->device_fd = -1;
  500. int fd = icarus_open2(icarus->device_path, info->baud, true);
  501. if (unlikely(-1 == fd)) {
  502. applog(LOG_ERR, "Failed to open Icarus on %s",
  503. icarus->device_path);
  504. return false;
  505. }
  506. icarus->device_fd = fd;
  507. applog(LOG_INFO, "Opened Icarus on %s", icarus->device_path);
  508. struct icarus_state *state;
  509. thr->cgpu_data = state = calloc(1, sizeof(*state));
  510. state->firstrun = true;
  511. #ifdef HAVE_EPOLL
  512. int epollfd = epoll_create(2);
  513. if (epollfd != -1)
  514. {
  515. close(epollfd);
  516. notifier_init(thr->work_restart_notifier);
  517. }
  518. #endif
  519. icarus->status = LIFE_INIT2;
  520. return true;
  521. }
  522. static bool icarus_init(struct thr_info *thr)
  523. {
  524. struct cgpu_info *icarus = thr->cgpu;
  525. struct ICARUS_INFO *info = icarus->device_data;
  526. int fd = icarus->device_fd;
  527. if (!info->work_division)
  528. {
  529. struct timeval tv_finish;
  530. // For reading the nonce from Icarus
  531. unsigned char res_bin[info->read_size];
  532. // For storing the the 32-bit nonce
  533. uint32_t res;
  534. applog(LOG_DEBUG, "%"PRIpreprv": Work division not specified - autodetecting", icarus->proc_repr);
  535. // Special packet to probe work_division
  536. unsigned char pkt[64] =
  537. "\x2e\x4c\x8f\x91\xfd\x59\x5d\x2d\x7e\xa2\x0a\xaa\xcb\x64\xa2\xa0"
  538. "\x43\x82\x86\x02\x77\xcf\x26\xb6\xa1\xee\x04\xc5\x6a\x5b\x50\x4a"
  539. "BFGMiner Probe\0\0"
  540. "BFG\0\x64\x61\x01\x1a\xc9\x06\xa9\x51\xfb\x9b\x3c\x73";
  541. icarus_write(fd, pkt, sizeof(pkt));
  542. memset(res_bin, 0, sizeof(res_bin));
  543. if (ICA_GETS_OK == icarus_gets(res_bin, fd, &tv_finish, NULL, info->read_count, info->read_size))
  544. {
  545. memcpy(&res, res_bin, sizeof(res));
  546. res = be32toh(res);
  547. }
  548. else
  549. res = 0;
  550. switch (res) {
  551. case 0x04C0FDB4:
  552. info->work_division = 1;
  553. break;
  554. case 0x82540E46:
  555. info->work_division = 2;
  556. break;
  557. case 0x417C0F36:
  558. info->work_division = 4;
  559. break;
  560. case 0x60C994D5:
  561. info->work_division = 8;
  562. break;
  563. default:
  564. applog(LOG_ERR, "%"PRIpreprv": Work division autodetection failed (assuming 2): got %08x", icarus->proc_repr, res);
  565. info->work_division = 2;
  566. }
  567. applog(LOG_DEBUG, "%"PRIpreprv": Work division autodetection got %08x (=%d)", icarus->proc_repr, res, info->work_division);
  568. }
  569. if (!info->fpga_count)
  570. info->fpga_count = info->work_division;
  571. info->nonce_mask = mask(info->work_division);
  572. return true;
  573. }
  574. static bool icarus_reopen(struct cgpu_info *icarus, struct icarus_state *state, int *fdp)
  575. {
  576. struct ICARUS_INFO *info = icarus->device_data;
  577. // Reopen the serial port to workaround a USB-host-chipset-specific issue with the Icarus's buggy USB-UART
  578. do_icarus_close(icarus->thr[0]);
  579. *fdp = icarus->device_fd = icarus_open(icarus->device_path, info->baud);
  580. if (unlikely(-1 == *fdp)) {
  581. applog(LOG_ERR, "%"PRIpreprv": Failed to reopen on %s", icarus->proc_repr, icarus->device_path);
  582. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  583. state->firstrun = true;
  584. return false;
  585. }
  586. return true;
  587. }
  588. static
  589. bool icarus_job_prepare(struct thr_info *thr, struct work *work, __maybe_unused uint64_t max_nonce)
  590. {
  591. struct cgpu_info * const icarus = thr->cgpu;
  592. struct icarus_state * const state = thr->cgpu_data;
  593. uint8_t * const ob_bin = state->ob_bin;
  594. memcpy(ob_bin, work->midstate, 32);
  595. memcpy(ob_bin + 52, work->data + 64, 12);
  596. if (!(memcmp(&ob_bin[56], "\xff\xff\xff\xff", 4)
  597. || memcmp(&ob_bin, "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0", 32))) {
  598. // This sequence is used on cairnsmore bitstreams for commands, NEVER send it otherwise
  599. applog(LOG_WARNING, "%"PRIpreprv": Received job attempting to send a command, corrupting it!",
  600. icarus->proc_repr);
  601. ob_bin[56] = 0;
  602. }
  603. rev(ob_bin, 32);
  604. rev(ob_bin + 52, 12);
  605. return true;
  606. }
  607. static bool icarus_job_start(struct thr_info *thr)
  608. {
  609. struct cgpu_info *icarus = thr->cgpu;
  610. struct ICARUS_INFO *info = icarus->device_data;
  611. struct icarus_state *state = thr->cgpu_data;
  612. const uint8_t * const ob_bin = state->ob_bin;
  613. int fd = icarus->device_fd;
  614. int ret;
  615. // Handle dynamic clocking for "subclass" devices
  616. // This needs to run before sending next job, since it hashes the command too
  617. if (info->dclk.freqM && likely(!state->firstrun)) {
  618. dclk_preUpdate(&info->dclk);
  619. dclk_updateFreq(&info->dclk, info->dclk_change_clock_func, thr);
  620. }
  621. cgtime(&state->tv_workstart);
  622. ret = icarus_write(fd, ob_bin, 64);
  623. if (ret) {
  624. do_icarus_close(thr);
  625. applog(LOG_ERR, "%"PRIpreprv": Comms error (werr=%d)", icarus->proc_repr, ret);
  626. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  627. return false; /* This should never happen */
  628. }
  629. if (opt_debug) {
  630. char ob_hex[129];
  631. bin2hex(ob_hex, ob_bin, 64);
  632. applog(LOG_DEBUG, "%"PRIpreprv" sent: %s",
  633. icarus->proc_repr,
  634. ob_hex);
  635. }
  636. return true;
  637. }
  638. static
  639. struct work *icarus_process_worknonce(struct icarus_state *state, uint32_t *nonce)
  640. {
  641. *nonce = be32toh(*nonce);
  642. if (test_nonce(state->last_work, *nonce, false))
  643. return state->last_work;
  644. if (likely(state->last2_work && test_nonce(state->last2_work, *nonce, false)))
  645. return state->last2_work;
  646. return NULL;
  647. }
  648. static
  649. void handle_identify(struct thr_info * const thr, int ret, const bool was_first_run)
  650. {
  651. const struct cgpu_info * const icarus = thr->cgpu;
  652. const struct ICARUS_INFO * const info = icarus->device_data;
  653. struct icarus_state * const state = thr->cgpu_data;
  654. int fd = icarus->device_fd;
  655. struct timeval tv_now;
  656. double delapsed;
  657. // For reading the nonce from Icarus
  658. unsigned char nonce_bin[info->read_size];
  659. // For storing the the 32-bit nonce
  660. uint32_t nonce;
  661. if (fd == -1)
  662. return;
  663. // If identify is requested (block erupters):
  664. // 1. Don't start the next job right away (above)
  665. // 2. Wait for the current job to complete 100%
  666. if (!was_first_run)
  667. {
  668. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Waiting for current job to finish", icarus->proc_repr);
  669. while (true)
  670. {
  671. cgtime(&tv_now);
  672. delapsed = tdiff(&tv_now, &state->tv_workstart);
  673. if (delapsed + 0.1 > info->fullnonce)
  674. break;
  675. // Try to get more nonces (ignoring work restart)
  676. memset(nonce_bin, 0, sizeof(nonce_bin));
  677. ret = icarus_gets(nonce_bin, fd, &tv_now, NULL, (info->fullnonce - delapsed) * 10, info->read_size);
  678. if (ret == ICA_GETS_OK)
  679. {
  680. memcpy(&nonce, nonce_bin, sizeof(nonce));
  681. nonce = be32toh(nonce);
  682. submit_nonce(thr, state->last_work, nonce);
  683. }
  684. }
  685. }
  686. else
  687. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Current job should already be finished", icarus->proc_repr);
  688. // 3. Delay 3 more seconds
  689. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Leaving idle for 3 seconds", icarus->proc_repr);
  690. cgsleep_ms(3000);
  691. // Check for work restart in the meantime
  692. if (thr->work_restart)
  693. {
  694. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Work restart requested during delay", icarus->proc_repr);
  695. goto no_job_start;
  696. }
  697. // 4. Start next job
  698. if (!state->firstrun)
  699. {
  700. applog(LOG_DEBUG, "%"PRIpreprv": Identify: Starting next job", icarus->proc_repr);
  701. if (!icarus_job_start(thr))
  702. no_job_start:
  703. state->firstrun = true;
  704. }
  705. state->identify = false;
  706. }
  707. static
  708. void icarus_transition_work(struct icarus_state *state, struct work *work)
  709. {
  710. if (state->last2_work)
  711. free_work(state->last2_work);
  712. state->last2_work = state->last_work;
  713. state->last_work = copy_work(work);
  714. }
  715. static int64_t icarus_scanhash(struct thr_info *thr, struct work *work,
  716. __maybe_unused int64_t max_nonce)
  717. {
  718. struct cgpu_info *icarus;
  719. int fd;
  720. int ret;
  721. struct ICARUS_INFO *info;
  722. struct work *nonce_work;
  723. int64_t hash_count;
  724. struct timeval tv_start = {.tv_sec=0}, elapsed;
  725. struct timeval tv_history_start, tv_history_finish;
  726. double Ti, Xi;
  727. int i;
  728. bool was_hw_error = false;
  729. bool was_first_run;
  730. struct ICARUS_HISTORY *history0, *history;
  731. int count;
  732. double Hs, W, fullnonce;
  733. int read_count;
  734. bool limited;
  735. int64_t estimate_hashes;
  736. uint32_t values;
  737. int64_t hash_count_range;
  738. elapsed.tv_sec = elapsed.tv_usec = 0;
  739. icarus = thr->cgpu;
  740. struct icarus_state *state = thr->cgpu_data;
  741. was_first_run = state->firstrun;
  742. icarus_job_prepare(thr, work, max_nonce);
  743. // Wait for the previous run's result
  744. fd = icarus->device_fd;
  745. info = icarus->device_data;
  746. // For reading the nonce from Icarus
  747. unsigned char nonce_bin[info->read_size];
  748. // For storing the the 32-bit nonce
  749. uint32_t nonce;
  750. if (unlikely(fd == -1) && !icarus_reopen(icarus, state, &fd))
  751. return -1;
  752. if (!state->firstrun) {
  753. if (state->changework)
  754. {
  755. state->changework = false;
  756. ret = ICA_GETS_RESTART;
  757. }
  758. else
  759. {
  760. read_count = info->read_count;
  761. keepwaiting:
  762. /* Icarus will return info->read_size bytes nonces or nothing */
  763. memset(nonce_bin, 0, sizeof(nonce_bin));
  764. ret = icarus_gets(nonce_bin, fd, &state->tv_workfinish, thr, read_count, info->read_size);
  765. switch (ret) {
  766. case ICA_GETS_RESTART:
  767. // The prepared work is invalid, and the current work is abandoned
  768. // Go back to the main loop to get the next work, and stuff
  769. // Returning to the main loop will clear work_restart, so use a flag...
  770. state->changework = true;
  771. return 0;
  772. case ICA_GETS_ERROR:
  773. do_icarus_close(thr);
  774. applog(LOG_ERR, "%"PRIpreprv": Comms error (rerr)", icarus->proc_repr);
  775. dev_error(icarus, REASON_DEV_COMMS_ERROR);
  776. if (!icarus_reopen(icarus, state, &fd))
  777. return -1;
  778. break;
  779. case ICA_GETS_TIMEOUT:
  780. if (info->reopen_mode == IRM_TIMEOUT && !icarus_reopen(icarus, state, &fd))
  781. return -1;
  782. case ICA_GETS_OK:
  783. break;
  784. }
  785. }
  786. tv_start = state->tv_workstart;
  787. timersub(&state->tv_workfinish, &tv_start, &elapsed);
  788. }
  789. else
  790. {
  791. if (fd == -1 && !icarus_reopen(icarus, state, &fd))
  792. return -1;
  793. // First run; no nonce, no hashes done
  794. ret = ICA_GETS_ERROR;
  795. }
  796. #ifndef WIN32
  797. tcflush(fd, TCOFLUSH);
  798. #endif
  799. if (ret == ICA_GETS_OK)
  800. {
  801. memcpy(&nonce, nonce_bin, sizeof(nonce));
  802. nonce_work = icarus_process_worknonce(state, &nonce);
  803. if (likely(nonce_work))
  804. {
  805. if (nonce_work == state->last2_work)
  806. {
  807. // nonce was for the last job; submit and keep processing the current one
  808. submit_nonce(thr, nonce_work, nonce);
  809. goto keepwaiting;
  810. }
  811. if (info->continue_search)
  812. {
  813. read_count = info->read_count - ((timer_elapsed_us(&state->tv_workstart, NULL) / (1000000 / TIME_FACTOR)) + 1);
  814. if (read_count)
  815. {
  816. submit_nonce(thr, nonce_work, nonce);
  817. goto keepwaiting;
  818. }
  819. }
  820. }
  821. else
  822. was_hw_error = true;
  823. }
  824. // Handle dynamic clocking for "subclass" devices
  825. // This needs to run before sending next job, since it hashes the command too
  826. if (info->dclk.freqM && likely(ret == ICA_GETS_OK || ret == ICA_GETS_TIMEOUT)) {
  827. int qsec = ((4 * elapsed.tv_sec) + (elapsed.tv_usec / 250000)) ?: 1;
  828. for (int n = qsec; n; --n)
  829. dclk_gotNonces(&info->dclk);
  830. if (was_hw_error)
  831. dclk_errorCount(&info->dclk, qsec);
  832. }
  833. // Force a USB close/reopen on any hw error (or on request, eg for baud change)
  834. if (was_hw_error || info->reopen_now)
  835. {
  836. info->reopen_now = false;
  837. if (info->reopen_mode == IRM_CYCLE)
  838. {} // Do nothing here, we reopen after sending the job
  839. else
  840. if (!icarus_reopen(icarus, state, &fd))
  841. state->firstrun = true;
  842. }
  843. if (unlikely(state->identify))
  844. {
  845. // Delay job start until later...
  846. }
  847. else
  848. if (unlikely(icarus->deven != DEV_ENABLED || !icarus_job_start(thr)))
  849. state->firstrun = true;
  850. if (info->reopen_mode == IRM_CYCLE && !icarus_reopen(icarus, state, &fd))
  851. state->firstrun = true;
  852. work->blk.nonce = 0xffffffff;
  853. if (ret == ICA_GETS_ERROR) {
  854. state->firstrun = false;
  855. icarus_transition_work(state, work);
  856. hash_count = 0;
  857. goto out;
  858. }
  859. // OK, done starting Icarus's next job... now process the last run's result!
  860. // aborted before becoming idle, get new work
  861. if (ret == ICA_GETS_TIMEOUT || ret == ICA_GETS_RESTART) {
  862. icarus_transition_work(state, work);
  863. // ONLY up to just when it aborted
  864. // We didn't read a reply so we don't subtract ICARUS_READ_TIME
  865. estimate_hashes = ((double)(elapsed.tv_sec)
  866. + ((double)(elapsed.tv_usec))/((double)1000000)) / info->Hs;
  867. // If some Serial-USB delay allowed the full nonce range to
  868. // complete it can't have done more than a full nonce
  869. if (unlikely(estimate_hashes > 0xffffffff))
  870. estimate_hashes = 0xffffffff;
  871. applog(LOG_DEBUG, "%"PRIpreprv" no nonce = 0x%08"PRIx64" hashes (%"PRId64".%06lus)",
  872. icarus->proc_repr,
  873. (uint64_t)estimate_hashes,
  874. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  875. hash_count = estimate_hashes;
  876. goto out;
  877. }
  878. // Only ICA_GETS_OK gets here
  879. if (likely(!was_hw_error))
  880. submit_nonce(thr, nonce_work, nonce);
  881. else
  882. inc_hw_errors(thr, state->last_work, nonce);
  883. icarus_transition_work(state, work);
  884. hash_count = (nonce & info->nonce_mask);
  885. hash_count++;
  886. hash_count *= info->fpga_count;
  887. applog(LOG_DEBUG, "%"PRIpreprv" nonce = 0x%08x = 0x%08" PRIx64 " hashes (%"PRId64".%06lus)",
  888. icarus->proc_repr,
  889. nonce,
  890. (uint64_t)hash_count,
  891. (int64_t)elapsed.tv_sec, (unsigned long)elapsed.tv_usec);
  892. if (info->do_default_detection && elapsed.tv_sec >= DEFAULT_DETECT_THRESHOLD) {
  893. int MHs = (double)hash_count / ((double)elapsed.tv_sec * 1e6 + (double)elapsed.tv_usec);
  894. --info->do_default_detection;
  895. applog(LOG_DEBUG, "%"PRIpreprv": Autodetect device speed: %d MH/s", icarus->proc_repr, MHs);
  896. if (MHs <= 370 || MHs > 420) {
  897. // Not a real Icarus: enable short timing
  898. applog(LOG_WARNING, "%"PRIpreprv": Seems too %s to be an Icarus; calibrating with short timing", icarus->proc_repr, MHs>380?"fast":"slow");
  899. info->timing_mode = MODE_SHORT;
  900. info->do_icarus_timing = true;
  901. info->do_default_detection = 0;
  902. }
  903. else
  904. if (MHs <= 380) {
  905. // Real Icarus?
  906. if (!info->do_default_detection) {
  907. applog(LOG_DEBUG, "%"PRIpreprv": Seems to be a real Icarus", icarus->proc_repr);
  908. info->read_count = (int)(info->fullnonce * TIME_FACTOR) - 1;
  909. }
  910. }
  911. else
  912. if (MHs <= 420) {
  913. // Enterpoint Cairnsmore1
  914. size_t old_repr_len = strlen(icarus->proc_repr);
  915. char old_repr[old_repr_len + 1];
  916. strcpy(old_repr, icarus->proc_repr);
  917. convert_icarus_to_cairnsmore(icarus);
  918. info->do_default_detection = 0;
  919. applog(LOG_WARNING, "%"PRIpreprv": Detected Cairnsmore1 device, upgrading driver to %"PRIpreprv, old_repr, icarus->proc_repr);
  920. }
  921. }
  922. // Ignore possible end condition values ... and hw errors
  923. // TODO: set limitations on calculated values depending on the device
  924. // to avoid crap values caused by CPU/Task Switching/Swapping/etc
  925. if (info->do_icarus_timing
  926. && !was_hw_error
  927. && ((nonce & info->nonce_mask) > END_CONDITION)
  928. && ((nonce & info->nonce_mask) < (info->nonce_mask & ~END_CONDITION))) {
  929. cgtime(&tv_history_start);
  930. history0 = &(info->history[0]);
  931. if (history0->values == 0)
  932. timeradd(&tv_start, &history_sec, &(history0->finish));
  933. Ti = (double)(elapsed.tv_sec)
  934. + ((double)(elapsed.tv_usec))/((double)1000000)
  935. - ((double)ICARUS_READ_TIME(info->baud, info->read_size));
  936. Xi = (double)hash_count;
  937. history0->sumXiTi += Xi * Ti;
  938. history0->sumXi += Xi;
  939. history0->sumTi += Ti;
  940. history0->sumXi2 += Xi * Xi;
  941. history0->values++;
  942. if (history0->hash_count_max < hash_count)
  943. history0->hash_count_max = hash_count;
  944. if (history0->hash_count_min > hash_count || history0->hash_count_min == 0)
  945. history0->hash_count_min = hash_count;
  946. if (history0->values >= info->min_data_count
  947. && timercmp(&tv_start, &(history0->finish), >)) {
  948. for (i = INFO_HISTORY; i > 0; i--)
  949. memcpy(&(info->history[i]),
  950. &(info->history[i-1]),
  951. sizeof(struct ICARUS_HISTORY));
  952. // Initialise history0 to zero for summary calculation
  953. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  954. // We just completed a history data set
  955. // So now recalc read_count based on the whole history thus we will
  956. // initially get more accurate until it completes INFO_HISTORY
  957. // total data sets
  958. count = 0;
  959. for (i = 1 ; i <= INFO_HISTORY; i++) {
  960. history = &(info->history[i]);
  961. if (history->values >= MIN_DATA_COUNT) {
  962. count++;
  963. history0->sumXiTi += history->sumXiTi;
  964. history0->sumXi += history->sumXi;
  965. history0->sumTi += history->sumTi;
  966. history0->sumXi2 += history->sumXi2;
  967. history0->values += history->values;
  968. if (history0->hash_count_max < history->hash_count_max)
  969. history0->hash_count_max = history->hash_count_max;
  970. if (history0->hash_count_min > history->hash_count_min || history0->hash_count_min == 0)
  971. history0->hash_count_min = history->hash_count_min;
  972. }
  973. }
  974. // All history data
  975. Hs = (history0->values*history0->sumXiTi - history0->sumXi*history0->sumTi)
  976. / (history0->values*history0->sumXi2 - history0->sumXi*history0->sumXi);
  977. W = history0->sumTi/history0->values - Hs*history0->sumXi/history0->values;
  978. hash_count_range = history0->hash_count_max - history0->hash_count_min;
  979. values = history0->values;
  980. // Initialise history0 to zero for next data set
  981. memset(history0, 0, sizeof(struct ICARUS_HISTORY));
  982. fullnonce = W + Hs * (((double)0xffffffff) + 1);
  983. read_count = (int)(fullnonce * TIME_FACTOR) - 1;
  984. if (info->read_count_limit > 0 && read_count > info->read_count_limit) {
  985. read_count = info->read_count_limit;
  986. limited = true;
  987. } else
  988. limited = false;
  989. info->Hs = Hs;
  990. info->read_count = read_count;
  991. info->fullnonce = fullnonce;
  992. info->count = count;
  993. info->W = W;
  994. info->values = values;
  995. info->hash_count_range = hash_count_range;
  996. if (info->min_data_count < MAX_MIN_DATA_COUNT)
  997. info->min_data_count *= 2;
  998. else if (info->timing_mode == MODE_SHORT)
  999. info->do_icarus_timing = false;
  1000. // applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: read_count=%d%s fullnonce=%fs history count=%d Hs=%e W=%e values=%d hash range=0x%08lx min data count=%u", icarus->proc_repr, read_count, limited ? " (limited)" : "", fullnonce, count, Hs, W, values, hash_count_range, info->min_data_count);
  1001. applog(LOG_DEBUG, "%"PRIpreprv" Re-estimate: Hs=%e W=%e read_count=%d%s fullnonce=%.3fs",
  1002. icarus->proc_repr,
  1003. Hs, W, read_count,
  1004. limited ? " (limited)" : "", fullnonce);
  1005. }
  1006. info->history_count++;
  1007. cgtime(&tv_history_finish);
  1008. timersub(&tv_history_finish, &tv_history_start, &tv_history_finish);
  1009. timeradd(&tv_history_finish, &(info->history_time), &(info->history_time));
  1010. }
  1011. out:
  1012. if (unlikely(state->identify))
  1013. handle_identify(thr, ret, was_first_run);
  1014. return hash_count;
  1015. }
  1016. static struct api_data *icarus_drv_stats(struct cgpu_info *cgpu)
  1017. {
  1018. struct api_data *root = NULL;
  1019. struct ICARUS_INFO *info = cgpu->device_data;
  1020. // Warning, access to these is not locked - but we don't really
  1021. // care since hashing performance is way more important than
  1022. // locking access to displaying API debug 'stats'
  1023. // If locking becomes an issue for any of them, use copy_data=true also
  1024. root = api_add_int(root, "read_count", &(info->read_count), false);
  1025. root = api_add_int(root, "read_count_limit", &(info->read_count_limit), false);
  1026. root = api_add_double(root, "fullnonce", &(info->fullnonce), false);
  1027. root = api_add_int(root, "count", &(info->count), false);
  1028. root = api_add_hs(root, "Hs", &(info->Hs), false);
  1029. root = api_add_double(root, "W", &(info->W), false);
  1030. root = api_add_uint(root, "total_values", &(info->values), false);
  1031. root = api_add_uint64(root, "range", &(info->hash_count_range), false);
  1032. root = api_add_uint64(root, "history_count", &(info->history_count), false);
  1033. root = api_add_timeval(root, "history_time", &(info->history_time), false);
  1034. root = api_add_uint(root, "min_data_count", &(info->min_data_count), false);
  1035. root = api_add_uint(root, "timing_values", &(info->history[0].values), false);
  1036. root = api_add_const(root, "timing_mode", timing_mode_str(info->timing_mode), false);
  1037. root = api_add_bool(root, "is_timing", &(info->do_icarus_timing), false);
  1038. root = api_add_int(root, "baud", &(info->baud), false);
  1039. root = api_add_int(root, "work_division", &(info->work_division), false);
  1040. root = api_add_int(root, "fpga_count", &(info->fpga_count), false);
  1041. return root;
  1042. }
  1043. static
  1044. const char *icarus_set_baud(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1045. {
  1046. struct ICARUS_INFO * const info = proc->device_data;
  1047. const int baud = atoi(newvalue);
  1048. if (!valid_baud(baud))
  1049. return "Invalid baud setting";
  1050. if (info->baud != baud)
  1051. {
  1052. info->baud = baud;
  1053. info->reopen_now = true;
  1054. }
  1055. return NULL;
  1056. }
  1057. static
  1058. const char *icarus_set_work_division(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1059. {
  1060. struct ICARUS_INFO * const info = proc->device_data;
  1061. const int work_division = atoi(newvalue);
  1062. if (!(work_division == 1 || work_division == 2 || work_division == 4 || work_division == 8))
  1063. return "Invalid work_division: must be 1, 2, 4 or 8";
  1064. if (info->user_set & IUS_FPGA_COUNT)
  1065. {
  1066. if (info->fpga_count > work_division)
  1067. return "work_division must be >= fpga_count";
  1068. }
  1069. else
  1070. info->fpga_count = work_division;
  1071. info->user_set |= IUS_WORK_DIVISION;
  1072. info->work_division = work_division;
  1073. info->nonce_mask = mask(work_division);
  1074. return NULL;
  1075. }
  1076. static
  1077. const char *icarus_set_fpga_count(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1078. {
  1079. struct ICARUS_INFO * const info = proc->device_data;
  1080. const int fpga_count = atoi(newvalue);
  1081. if (fpga_count < 1 || fpga_count > info->work_division)
  1082. return "Invalid fpga_count: must be >0 and <=work_division";
  1083. info->fpga_count = fpga_count;
  1084. return NULL;
  1085. }
  1086. static
  1087. const char *icarus_set_reopen(struct cgpu_info * const proc, const char * const optname, const char * const newvalue, char * const replybuf, enum bfg_set_device_replytype * const out_success)
  1088. {
  1089. struct ICARUS_INFO * const info = proc->device_data;
  1090. if ((!strcasecmp(newvalue, "never")) || !strcasecmp(newvalue, "-r"))
  1091. info->reopen_mode = IRM_NEVER;
  1092. else
  1093. if (!strcasecmp(newvalue, "timeout"))
  1094. info->reopen_mode = IRM_TIMEOUT;
  1095. else
  1096. if ((!strcasecmp(newvalue, "cycle")) || !strcasecmp(newvalue, "r"))
  1097. info->reopen_mode = IRM_CYCLE;
  1098. else
  1099. if (!strcasecmp(newvalue, "now"))
  1100. info->reopen_now = true;
  1101. else
  1102. return "Invalid reopen mode";
  1103. return NULL;
  1104. }
  1105. static void icarus_shutdown(struct thr_info *thr)
  1106. {
  1107. do_icarus_close(thr);
  1108. free(thr->cgpu_data);
  1109. }
  1110. const struct bfg_set_device_definition icarus_set_device_funcs[] = {
  1111. // NOTE: Order of parameters below is important for --icarus-options
  1112. {"baud" , icarus_set_baud , "serial baud rate"},
  1113. {"work_division", icarus_set_work_division, "number of pieces work is split into"},
  1114. {"fpga_count" , icarus_set_fpga_count , "number of chips working on pieces"},
  1115. {"reopen" , icarus_set_reopen , "how often to reopen device: never, timeout, cycle, (or now for a one-shot reopen)"},
  1116. // NOTE: Below here, order is irrelevant
  1117. {"timing" , icarus_set_timing , "timing of device; see README.FPGA"},
  1118. {NULL},
  1119. };
  1120. struct device_drv icarus_drv = {
  1121. .dname = "icarus",
  1122. .name = "ICA",
  1123. .probe_priority = -120,
  1124. .lowl_probe = icarus_lowl_probe,
  1125. .get_api_stats = icarus_drv_stats,
  1126. .thread_prepare = icarus_prepare,
  1127. .thread_init = icarus_init,
  1128. .scanhash = icarus_scanhash,
  1129. .thread_disable = close_device_fd,
  1130. .thread_shutdown = icarus_shutdown,
  1131. };